Commit | Line | Data |
---|---|---|
10b35d99 KG |
1 | #ifndef __ASM_POWERPC_CPUTABLE_H |
2 | #define __ASM_POWERPC_CPUTABLE_H | |
3 | ||
d1cdcf22 AB |
4 | |
5 | #include <asm/asm-compat.h> | |
c5157e58 | 6 | #include <asm/feature-fixups.h> |
c3617f72 | 7 | #include <uapi/asm/cputable.h> |
d1cdcf22 | 8 | |
10b35d99 KG |
9 | #ifndef __ASSEMBLY__ |
10 | ||
11 | /* This structure can grow, it's real size is used by head.S code | |
12 | * via the mkdefs mechanism. | |
13 | */ | |
14 | struct cpu_spec; | |
10b35d99 | 15 | |
10b35d99 | 16 | typedef void (*cpu_setup_t)(unsigned long offset, struct cpu_spec* spec); |
f39b7a55 | 17 | typedef void (*cpu_restore_t)(void); |
10b35d99 | 18 | |
32a33994 | 19 | enum powerpc_oprofile_type { |
7a45fb19 AW |
20 | PPC_OPROFILE_INVALID = 0, |
21 | PPC_OPROFILE_RS64 = 1, | |
22 | PPC_OPROFILE_POWER4 = 2, | |
23 | PPC_OPROFILE_G4 = 3, | |
39aef685 | 24 | PPC_OPROFILE_FSL_EMB = 4, |
18f2190d | 25 | PPC_OPROFILE_CELL = 5, |
25fc530e | 26 | PPC_OPROFILE_PA6T = 6, |
32a33994 AB |
27 | }; |
28 | ||
1bd2e5ae OJ |
29 | enum powerpc_pmc_type { |
30 | PPC_PMC_DEFAULT = 0, | |
31 | PPC_PMC_IBM = 1, | |
32 | PPC_PMC_PA6T = 2, | |
b950bdd0 | 33 | PPC_PMC_G4 = 3, |
1bd2e5ae OJ |
34 | }; |
35 | ||
47c0bd1a BH |
36 | struct pt_regs; |
37 | ||
38 | extern int machine_check_generic(struct pt_regs *regs); | |
39 | extern int machine_check_4xx(struct pt_regs *regs); | |
40 | extern int machine_check_440A(struct pt_regs *regs); | |
fe04b112 | 41 | extern int machine_check_e500mc(struct pt_regs *regs); |
47c0bd1a BH |
42 | extern int machine_check_e500(struct pt_regs *regs); |
43 | extern int machine_check_e200(struct pt_regs *regs); | |
fc5e7097 | 44 | extern int machine_check_47x(struct pt_regs *regs); |
47c0bd1a | 45 | |
87a72f9e | 46 | /* NOTE WELL: Update identify_cpu() if fields are added or removed! */ |
10b35d99 KG |
47 | struct cpu_spec { |
48 | /* CPU is matched via (PVR & pvr_mask) == pvr_value */ | |
49 | unsigned int pvr_mask; | |
50 | unsigned int pvr_value; | |
51 | ||
52 | char *cpu_name; | |
53 | unsigned long cpu_features; /* Kernel features */ | |
54 | unsigned int cpu_user_features; /* Userland features */ | |
2171364d | 55 | unsigned int cpu_user_features2; /* Userland features v2 */ |
7c03d653 | 56 | unsigned int mmu_features; /* MMU features */ |
10b35d99 KG |
57 | |
58 | /* cache line sizes */ | |
59 | unsigned int icache_bsize; | |
60 | unsigned int dcache_bsize; | |
61 | ||
62 | /* number of performance monitor counters */ | |
63 | unsigned int num_pmcs; | |
1bd2e5ae | 64 | enum powerpc_pmc_type pmc_type; |
10b35d99 KG |
65 | |
66 | /* this is called to initialize various CPU bits like L1 cache, | |
67 | * BHT, SPD, etc... from head.S before branching to identify_machine | |
68 | */ | |
69 | cpu_setup_t cpu_setup; | |
f39b7a55 OJ |
70 | /* Used to restore cpu setup on secondary processors and at resume */ |
71 | cpu_restore_t cpu_restore; | |
10b35d99 KG |
72 | |
73 | /* Used by oprofile userspace to select the right counters */ | |
74 | char *oprofile_cpu_type; | |
75 | ||
76 | /* Processor specific oprofile operations */ | |
32a33994 | 77 | enum powerpc_oprofile_type oprofile_type; |
80f15dc7 | 78 | |
e78dbc80 MN |
79 | /* Bit locations inside the mmcra change */ |
80 | unsigned long oprofile_mmcra_sihv; | |
81 | unsigned long oprofile_mmcra_sipr; | |
82 | ||
83 | /* Bits to clear during an oprofile exception */ | |
84 | unsigned long oprofile_mmcra_clear; | |
85 | ||
80f15dc7 PM |
86 | /* Name of processor class, for the ELF AT_PLATFORM entry */ |
87 | char *platform; | |
47c0bd1a BH |
88 | |
89 | /* Processor specific machine check handling. Return negative | |
90 | * if the error is fatal, 1 if it was fully recovered and 0 to | |
91 | * pass up (not CPU originated) */ | |
92 | int (*machine_check)(struct pt_regs *regs); | |
4c703416 MS |
93 | |
94 | /* | |
95 | * Processor specific early machine check handler which is | |
96 | * called in real mode to handle SLB and TLB errors. | |
97 | */ | |
98 | long (*machine_check_early)(struct pt_regs *regs); | |
99 | ||
04407050 MS |
100 | /* |
101 | * Processor specific routine to flush tlbs. | |
102 | */ | |
45706bb5 | 103 | void (*flush_tlb)(unsigned int action); |
04407050 | 104 | |
10b35d99 KG |
105 | }; |
106 | ||
10b35d99 | 107 | extern struct cpu_spec *cur_cpu_spec; |
10b35d99 | 108 | |
42c4aaad BH |
109 | extern unsigned int __start___ftr_fixup, __stop___ftr_fixup; |
110 | ||
974a76f5 | 111 | extern struct cpu_spec *identify_cpu(unsigned long offset, unsigned int pvr); |
0909c8c2 BH |
112 | extern void do_feature_fixups(unsigned long value, void *fixup_start, |
113 | void *fixup_end); | |
9b6b563c | 114 | |
9115d134 NL |
115 | extern const char *powerpc_base_platform; |
116 | ||
45706bb5 MS |
117 | /* TLB flush actions. Used as argument to cpu_spec.flush_tlb() hook */ |
118 | enum { | |
119 | TLB_INVAL_SCOPE_GLOBAL = 0, /* invalidate all TLBs */ | |
120 | TLB_INVAL_SCOPE_LPID = 1, /* invalidate TLBs for current LPID */ | |
121 | }; | |
122 | ||
10b35d99 KG |
123 | #endif /* __ASSEMBLY__ */ |
124 | ||
125 | /* CPU kernel features */ | |
126 | ||
127 | /* Retain the 32b definitions all use bottom half of word */ | |
cde4d494 MN |
128 | #define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x00000001) |
129 | #define CPU_FTR_L2CR ASM_CONST(0x00000002) | |
130 | #define CPU_FTR_SPEC7450 ASM_CONST(0x00000004) | |
131 | #define CPU_FTR_ALTIVEC ASM_CONST(0x00000008) | |
132 | #define CPU_FTR_TAU ASM_CONST(0x00000010) | |
133 | #define CPU_FTR_CAN_DOZE ASM_CONST(0x00000020) | |
134 | #define CPU_FTR_USE_TB ASM_CONST(0x00000040) | |
135 | #define CPU_FTR_L2CSR ASM_CONST(0x00000080) | |
136 | #define CPU_FTR_601 ASM_CONST(0x00000100) | |
137 | #define CPU_FTR_DBELL ASM_CONST(0x00000200) | |
138 | #define CPU_FTR_CAN_NAP ASM_CONST(0x00000400) | |
139 | #define CPU_FTR_L3CR ASM_CONST(0x00000800) | |
140 | #define CPU_FTR_L3_DISABLE_NAP ASM_CONST(0x00001000) | |
141 | #define CPU_FTR_NAP_DISABLE_L2_PR ASM_CONST(0x00002000) | |
142 | #define CPU_FTR_DUAL_PLL_750FX ASM_CONST(0x00004000) | |
143 | #define CPU_FTR_NO_DPM ASM_CONST(0x00008000) | |
144 | #define CPU_FTR_476_DD2 ASM_CONST(0x00010000) | |
145 | #define CPU_FTR_NEED_COHERENT ASM_CONST(0x00020000) | |
146 | #define CPU_FTR_NO_BTIC ASM_CONST(0x00040000) | |
147 | #define CPU_FTR_DEBUG_LVL_EXC ASM_CONST(0x00080000) | |
148 | #define CPU_FTR_NODSISRALIGN ASM_CONST(0x00100000) | |
149 | #define CPU_FTR_PPC_LE ASM_CONST(0x00200000) | |
150 | #define CPU_FTR_REAL_LE ASM_CONST(0x00400000) | |
151 | #define CPU_FTR_FPU_UNAVAILABLE ASM_CONST(0x00800000) | |
152 | #define CPU_FTR_UNIFIED_ID_CACHE ASM_CONST(0x01000000) | |
153 | #define CPU_FTR_SPE ASM_CONST(0x02000000) | |
154 | #define CPU_FTR_NEED_PAIRED_STWCX ASM_CONST(0x04000000) | |
155 | #define CPU_FTR_LWSYNC ASM_CONST(0x08000000) | |
156 | #define CPU_FTR_NOEXECUTE ASM_CONST(0x10000000) | |
157 | #define CPU_FTR_INDEXED_DCR ASM_CONST(0x20000000) | |
158 | #define CPU_FTR_EMB_HV ASM_CONST(0x40000000) | |
10b35d99 | 159 | |
3965f8c5 PM |
160 | /* |
161 | * Add the 64-bit processor unique features in the top half of the word; | |
162 | * on 32-bit, make the names available but defined to be 0. | |
163 | */ | |
10b35d99 | 164 | #ifdef __powerpc64__ |
3965f8c5 | 165 | #define LONG_ASM_CONST(x) ASM_CONST(x) |
10b35d99 | 166 | #else |
3965f8c5 | 167 | #define LONG_ASM_CONST(x) 0 |
10b35d99 KG |
168 | #endif |
169 | ||
1580b3b8 MN |
170 | #define CPU_FTR_HVMODE LONG_ASM_CONST(0x0000000100000000) |
171 | #define CPU_FTR_ARCH_201 LONG_ASM_CONST(0x0000000200000000) | |
172 | #define CPU_FTR_ARCH_206 LONG_ASM_CONST(0x0000000400000000) | |
1de2bd4e | 173 | #define CPU_FTR_ARCH_207S LONG_ASM_CONST(0x0000000800000000) |
ed77d418 | 174 | /* Free LONG_ASM_CONST(0x0000001000000000) */ |
1580b3b8 MN |
175 | #define CPU_FTR_MMCRA LONG_ASM_CONST(0x0000002000000000) |
176 | #define CPU_FTR_CTRL LONG_ASM_CONST(0x0000004000000000) | |
177 | #define CPU_FTR_SMT LONG_ASM_CONST(0x0000008000000000) | |
178 | #define CPU_FTR_PAUSE_ZERO LONG_ASM_CONST(0x0000010000000000) | |
179 | #define CPU_FTR_PURR LONG_ASM_CONST(0x0000020000000000) | |
180 | #define CPU_FTR_CELL_TB_BUG LONG_ASM_CONST(0x0000040000000000) | |
181 | #define CPU_FTR_SPURR LONG_ASM_CONST(0x0000080000000000) | |
182 | #define CPU_FTR_DSCR LONG_ASM_CONST(0x0000100000000000) | |
183 | #define CPU_FTR_VSX LONG_ASM_CONST(0x0000200000000000) | |
184 | #define CPU_FTR_SAO LONG_ASM_CONST(0x0000400000000000) | |
185 | #define CPU_FTR_CP_USE_DCBTZ LONG_ASM_CONST(0x0000800000000000) | |
186 | #define CPU_FTR_UNALIGNED_LD_STD LONG_ASM_CONST(0x0001000000000000) | |
187 | #define CPU_FTR_ASYM_SMT LONG_ASM_CONST(0x0002000000000000) | |
188 | #define CPU_FTR_STCX_CHECKS_ADDRESS LONG_ASM_CONST(0x0004000000000000) | |
189 | #define CPU_FTR_POPCNTB LONG_ASM_CONST(0x0008000000000000) | |
190 | #define CPU_FTR_POPCNTD LONG_ASM_CONST(0x0010000000000000) | |
191 | #define CPU_FTR_ICSWX LONG_ASM_CONST(0x0020000000000000) | |
192 | #define CPU_FTR_VMX_COPY LONG_ASM_CONST(0x0040000000000000) | |
193 | #define CPU_FTR_TM LONG_ASM_CONST(0x0080000000000000) | |
1de2bd4e | 194 | #define CPU_FTR_CFAR LONG_ASM_CONST(0x0100000000000000) |
1580b3b8 | 195 | #define CPU_FTR_HAS_PPR LONG_ASM_CONST(0x0200000000000000) |
79879c17 | 196 | #define CPU_FTR_DAWR LONG_ASM_CONST(0x0400000000000000) |
82a9f16a | 197 | #define CPU_FTR_DABRX LONG_ASM_CONST(0x0800000000000000) |
68f2f0d4 | 198 | #define CPU_FTR_PMAO_BUG LONG_ASM_CONST(0x1000000000000000) |
ce5732a2 | 199 | #define CPU_FTR_SUBCORE LONG_ASM_CONST(0x2000000000000000) |
3965f8c5 | 200 | |
10b35d99 KG |
201 | #ifndef __ASSEMBLY__ |
202 | ||
44ae3ab3 ME |
203 | #define CPU_FTR_PPCAS_ARCH_V2 (CPU_FTR_NOEXECUTE | CPU_FTR_NODSISRALIGN) |
204 | ||
13b3d13b | 205 | #define MMU_FTR_PPCAS_ARCH_V2 (MMU_FTR_TLBIEL | MMU_FTR_16M_PAGE) |
10b35d99 KG |
206 | |
207 | /* We only set the altivec features if the kernel was compiled with altivec | |
208 | * support | |
209 | */ | |
210 | #ifdef CONFIG_ALTIVEC | |
211 | #define CPU_FTR_ALTIVEC_COMP CPU_FTR_ALTIVEC | |
212 | #define PPC_FEATURE_HAS_ALTIVEC_COMP PPC_FEATURE_HAS_ALTIVEC | |
213 | #else | |
214 | #define CPU_FTR_ALTIVEC_COMP 0 | |
215 | #define PPC_FEATURE_HAS_ALTIVEC_COMP 0 | |
216 | #endif | |
217 | ||
b962ce9d MN |
218 | /* We only set the VSX features if the kernel was compiled with VSX |
219 | * support | |
220 | */ | |
221 | #ifdef CONFIG_VSX | |
222 | #define CPU_FTR_VSX_COMP CPU_FTR_VSX | |
223 | #define PPC_FEATURE_HAS_VSX_COMP PPC_FEATURE_HAS_VSX | |
224 | #else | |
225 | #define CPU_FTR_VSX_COMP 0 | |
226 | #define PPC_FEATURE_HAS_VSX_COMP 0 | |
227 | #endif | |
228 | ||
5e14d21e KG |
229 | /* We only set the spe features if the kernel was compiled with spe |
230 | * support | |
231 | */ | |
232 | #ifdef CONFIG_SPE | |
233 | #define CPU_FTR_SPE_COMP CPU_FTR_SPE | |
234 | #define PPC_FEATURE_HAS_SPE_COMP PPC_FEATURE_HAS_SPE | |
235 | #define PPC_FEATURE_HAS_EFP_SINGLE_COMP PPC_FEATURE_HAS_EFP_SINGLE | |
236 | #define PPC_FEATURE_HAS_EFP_DOUBLE_COMP PPC_FEATURE_HAS_EFP_DOUBLE | |
237 | #else | |
238 | #define CPU_FTR_SPE_COMP 0 | |
239 | #define PPC_FEATURE_HAS_SPE_COMP 0 | |
240 | #define PPC_FEATURE_HAS_EFP_SINGLE_COMP 0 | |
241 | #define PPC_FEATURE_HAS_EFP_DOUBLE_COMP 0 | |
242 | #endif | |
243 | ||
6a6d541f MN |
244 | /* We only set the TM feature if the kernel was compiled with TM supprt */ |
245 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM | |
b4b56f9e S |
246 | #define CPU_FTR_TM_COMP CPU_FTR_TM |
247 | #define PPC_FEATURE2_HTM_COMP PPC_FEATURE2_HTM | |
248 | #define PPC_FEATURE2_HTM_NOSC_COMP PPC_FEATURE2_HTM_NOSC | |
6a6d541f | 249 | #else |
b4b56f9e S |
250 | #define CPU_FTR_TM_COMP 0 |
251 | #define PPC_FEATURE2_HTM_COMP 0 | |
252 | #define PPC_FEATURE2_HTM_NOSC_COMP 0 | |
6a6d541f MN |
253 | #endif |
254 | ||
11af1192 SW |
255 | /* We need to mark all pages as being coherent if we're SMP or we have a |
256 | * 74[45]x and an MPC107 host bridge. Also 83xx and PowerQUICC II | |
257 | * require it for PCI "streaming/prefetch" to work properly. | |
c9310920 | 258 | * This is also required by 52xx family. |
10b35d99 | 259 | */ |
1775dbbc | 260 | #if defined(CONFIG_SMP) || defined(CONFIG_MPC10X_BRIDGE) \ |
c9310920 PZ |
261 | || defined(CONFIG_PPC_83xx) || defined(CONFIG_8260) \ |
262 | || defined(CONFIG_PPC_MPC52xx) | |
10b35d99 KG |
263 | #define CPU_FTR_COMMON CPU_FTR_NEED_COHERENT |
264 | #else | |
265 | #define CPU_FTR_COMMON 0 | |
266 | #endif | |
267 | ||
268 | /* The powersave features NAP & DOZE seems to confuse BDI when | |
269 | debugging. So if a BDI is used, disable theses | |
270 | */ | |
271 | #ifndef CONFIG_BDI_SWITCH | |
272 | #define CPU_FTR_MAYBE_CAN_DOZE CPU_FTR_CAN_DOZE | |
273 | #define CPU_FTR_MAYBE_CAN_NAP CPU_FTR_CAN_NAP | |
274 | #else | |
275 | #define CPU_FTR_MAYBE_CAN_DOZE 0 | |
276 | #define CPU_FTR_MAYBE_CAN_NAP 0 | |
277 | #endif | |
278 | ||
7c03d653 | 279 | #define CPU_FTRS_PPC601 (CPU_FTR_COMMON | CPU_FTR_601 | \ |
4508dc21 DG |
280 | CPU_FTR_COHERENT_ICACHE | CPU_FTR_UNIFIED_ID_CACHE) |
281 | #define CPU_FTRS_603 (CPU_FTR_COMMON | \ | |
7c92943c | 282 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \ |
fab5db97 | 283 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE) |
4508dc21 | 284 | #define CPU_FTRS_604 (CPU_FTR_COMMON | \ |
7c03d653 | 285 | CPU_FTR_USE_TB | CPU_FTR_PPC_LE) |
4508dc21 | 286 | #define CPU_FTRS_740_NOTAU (CPU_FTR_COMMON | \ |
7c92943c | 287 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \ |
7c03d653 | 288 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE) |
4508dc21 | 289 | #define CPU_FTRS_740 (CPU_FTR_COMMON | \ |
7c92943c | 290 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \ |
7c03d653 | 291 | CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \ |
fab5db97 | 292 | CPU_FTR_PPC_LE) |
4508dc21 | 293 | #define CPU_FTRS_750 (CPU_FTR_COMMON | \ |
7c92943c | 294 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \ |
7c03d653 | 295 | CPU_FTR_TAU | CPU_FTR_MAYBE_CAN_NAP | \ |
fab5db97 | 296 | CPU_FTR_PPC_LE) |
7c03d653 | 297 | #define CPU_FTRS_750CL (CPU_FTRS_750) |
b6f41cc8 JB |
298 | #define CPU_FTRS_750FX1 (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX | CPU_FTR_NO_DPM) |
299 | #define CPU_FTRS_750FX2 (CPU_FTRS_750 | CPU_FTR_NO_DPM) | |
7c03d653 | 300 | #define CPU_FTRS_750FX (CPU_FTRS_750 | CPU_FTR_DUAL_PLL_750FX) |
b6f41cc8 | 301 | #define CPU_FTRS_750GX (CPU_FTRS_750FX) |
4508dc21 | 302 | #define CPU_FTRS_7400_NOTAU (CPU_FTR_COMMON | \ |
7c92943c | 303 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \ |
7c03d653 | 304 | CPU_FTR_ALTIVEC_COMP | \ |
fab5db97 | 305 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE) |
4508dc21 | 306 | #define CPU_FTRS_7400 (CPU_FTR_COMMON | \ |
7c92943c | 307 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | CPU_FTR_L2CR | \ |
7c03d653 | 308 | CPU_FTR_TAU | CPU_FTR_ALTIVEC_COMP | \ |
fab5db97 | 309 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_PPC_LE) |
4508dc21 | 310 | #define CPU_FTRS_7450_20 (CPU_FTR_COMMON | \ |
7c92943c | 311 | CPU_FTR_USE_TB | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ |
7c03d653 | 312 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \ |
b64f87c1 | 313 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 314 | #define CPU_FTRS_7450_21 (CPU_FTR_COMMON | \ |
7c92943c SR |
315 | CPU_FTR_USE_TB | \ |
316 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 317 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \ |
7c92943c | 318 | CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \ |
b64f87c1 | 319 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 320 | #define CPU_FTRS_7450_23 (CPU_FTR_COMMON | \ |
b64f87c1 | 321 | CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \ |
7c92943c | 322 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ |
7c03d653 | 323 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \ |
fab5db97 | 324 | CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE) |
4508dc21 | 325 | #define CPU_FTRS_7455_1 (CPU_FTR_COMMON | \ |
b64f87c1 | 326 | CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \ |
7c92943c | 327 | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | CPU_FTR_L3CR | \ |
7c03d653 | 328 | CPU_FTR_SPEC7450 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE) |
4508dc21 | 329 | #define CPU_FTRS_7455_20 (CPU_FTR_COMMON | \ |
b64f87c1 | 330 | CPU_FTR_USE_TB | CPU_FTR_NEED_PAIRED_STWCX | \ |
7c92943c | 331 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ |
7c03d653 | 332 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | \ |
7c92943c | 333 | CPU_FTR_NAP_DISABLE_L2_PR | CPU_FTR_L3_DISABLE_NAP | \ |
7c03d653 | 334 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE) |
4508dc21 | 335 | #define CPU_FTRS_7455 (CPU_FTR_COMMON | \ |
7c92943c SR |
336 | CPU_FTR_USE_TB | \ |
337 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 338 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \ |
b64f87c1 | 339 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 340 | #define CPU_FTRS_7447_10 (CPU_FTR_COMMON | \ |
7c92943c SR |
341 | CPU_FTR_USE_TB | \ |
342 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 343 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \ |
b64f87c1 BB |
344 | CPU_FTR_NEED_COHERENT | CPU_FTR_NO_BTIC | CPU_FTR_PPC_LE | \ |
345 | CPU_FTR_NEED_PAIRED_STWCX) | |
4508dc21 | 346 | #define CPU_FTRS_7447 (CPU_FTR_COMMON | \ |
7c92943c SR |
347 | CPU_FTR_USE_TB | \ |
348 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 349 | CPU_FTR_L3CR | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \ |
b64f87c1 | 350 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 351 | #define CPU_FTRS_7447A (CPU_FTR_COMMON | \ |
7c92943c SR |
352 | CPU_FTR_USE_TB | \ |
353 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 354 | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \ |
b64f87c1 | 355 | CPU_FTR_NEED_COHERENT | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 356 | #define CPU_FTRS_7448 (CPU_FTR_COMMON | \ |
3d372548 JY |
357 | CPU_FTR_USE_TB | \ |
358 | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_L2CR | CPU_FTR_ALTIVEC_COMP | \ | |
7c03d653 | 359 | CPU_FTR_SPEC7450 | CPU_FTR_NAP_DISABLE_L2_PR | \ |
b64f87c1 | 360 | CPU_FTR_PPC_LE | CPU_FTR_NEED_PAIRED_STWCX) |
4508dc21 | 361 | #define CPU_FTRS_82XX (CPU_FTR_COMMON | \ |
7c92943c | 362 | CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB) |
11af1192 | 363 | #define CPU_FTRS_G2_LE (CPU_FTR_COMMON | CPU_FTR_MAYBE_CAN_DOZE | \ |
7c03d653 | 364 | CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP) |
4508dc21 | 365 | #define CPU_FTRS_E300 (CPU_FTR_MAYBE_CAN_DOZE | \ |
7c03d653 | 366 | CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | \ |
7c92943c | 367 | CPU_FTR_COMMON) |
4508dc21 | 368 | #define CPU_FTRS_E300C2 (CPU_FTR_MAYBE_CAN_DOZE | \ |
7c03d653 | 369 | CPU_FTR_USE_TB | CPU_FTR_MAYBE_CAN_NAP | \ |
aa42c69c | 370 | CPU_FTR_COMMON | CPU_FTR_FPU_UNAVAILABLE) |
7c03d653 | 371 | #define CPU_FTRS_CLASSIC32 (CPU_FTR_COMMON | CPU_FTR_USE_TB) |
5b2753fc | 372 | #define CPU_FTRS_8XX (CPU_FTR_USE_TB | CPU_FTR_NOEXECUTE) |
8309ce72 BH |
373 | #define CPU_FTRS_40X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE) |
374 | #define CPU_FTRS_44X (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE) | |
6d2170be BH |
375 | #define CPU_FTRS_440x6 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE | \ |
376 | CPU_FTR_INDEXED_DCR) | |
e7f75ad0 | 377 | #define CPU_FTRS_47X (CPU_FTRS_440x6) |
5e14d21e KG |
378 | #define CPU_FTRS_E200 (CPU_FTR_USE_TB | CPU_FTR_SPE_COMP | \ |
379 | CPU_FTR_NODSISRALIGN | CPU_FTR_COHERENT_ICACHE | \ | |
52b066fa SW |
380 | CPU_FTR_UNIFIED_ID_CACHE | CPU_FTR_NOEXECUTE | \ |
381 | CPU_FTR_DEBUG_LVL_EXC) | |
fc4033b2 | 382 | #define CPU_FTRS_E500 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \ |
8309ce72 BH |
383 | CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | CPU_FTR_NODSISRALIGN | \ |
384 | CPU_FTR_NOEXECUTE) | |
fc4033b2 | 385 | #define CPU_FTRS_E500_2 (CPU_FTR_MAYBE_CAN_DOZE | CPU_FTR_USE_TB | \ |
7c03d653 | 386 | CPU_FTR_SPE_COMP | CPU_FTR_MAYBE_CAN_NAP | \ |
8309ce72 | 387 | CPU_FTR_NODSISRALIGN | CPU_FTR_NOEXECUTE) |
d51ad915 | 388 | #define CPU_FTRS_E500MC (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \ |
620165f9 | 389 | CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \ |
73196cd3 | 390 | CPU_FTR_DBELL | CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV) |
d52459ca SW |
391 | /* |
392 | * e5500/e6500 erratum A-006958 is a timebase bug that can use the | |
393 | * same workaround as CPU_FTR_CELL_TB_BUG. | |
394 | */ | |
11ed0db9 KG |
395 | #define CPU_FTRS_E5500 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \ |
396 | CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \ | |
d36b4c4f | 397 | CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \ |
d52459ca | 398 | CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV | CPU_FTR_CELL_TB_BUG) |
10241842 KG |
399 | #define CPU_FTRS_E6500 (CPU_FTR_USE_TB | CPU_FTR_NODSISRALIGN | \ |
400 | CPU_FTR_L2CSR | CPU_FTR_LWSYNC | CPU_FTR_NOEXECUTE | \ | |
401 | CPU_FTR_DBELL | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \ | |
d52459ca | 402 | CPU_FTR_DEBUG_LVL_EXC | CPU_FTR_EMB_HV | CPU_FTR_ALTIVEC_COMP | \ |
e16c8765 | 403 | CPU_FTR_CELL_TB_BUG | CPU_FTR_SMT) |
7c92943c | 404 | #define CPU_FTRS_GENERIC_32 (CPU_FTR_COMMON | CPU_FTR_NODSISRALIGN) |
0b8e2e13 ME |
405 | |
406 | /* 64-bit CPUs */ | |
2d1b2027 | 407 | #define CPU_FTRS_POWER4 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
7c03d653 | 408 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \ |
f89451fb AB |
409 | CPU_FTR_MMCRA | CPU_FTR_CP_USE_DCBTZ | \ |
410 | CPU_FTR_STCX_CHECKS_ADDRESS) | |
2d1b2027 | 411 | #define CPU_FTRS_PPC970 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
969391c5 | 412 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_201 | \ |
2a929436 | 413 | CPU_FTR_ALTIVEC_COMP | CPU_FTR_CAN_NAP | CPU_FTR_MMCRA | \ |
969391c5 | 414 | CPU_FTR_CP_USE_DCBTZ | CPU_FTR_STCX_CHECKS_ADDRESS | \ |
82a9f16a | 415 | CPU_FTR_HVMODE | CPU_FTR_DABRX) |
2d1b2027 | 416 | #define CPU_FTRS_POWER5 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
7c03d653 | 417 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \ |
7c92943c | 418 | CPU_FTR_MMCRA | CPU_FTR_SMT | \ |
44ae3ab3 | 419 | CPU_FTR_COHERENT_ICACHE | CPU_FTR_PURR | \ |
82a9f16a | 420 | CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_DABRX) |
2d1b2027 | 421 | #define CPU_FTRS_POWER6 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
7c03d653 | 422 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \ |
03054d51 | 423 | CPU_FTR_MMCRA | CPU_FTR_SMT | \ |
44ae3ab3 | 424 | CPU_FTR_COHERENT_ICACHE | \ |
4c198557 | 425 | CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \ |
f89451fb | 426 | CPU_FTR_DSCR | CPU_FTR_UNALIGNED_LD_STD | \ |
82a9f16a MN |
427 | CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_CFAR | \ |
428 | CPU_FTR_DABRX) | |
2d1b2027 | 429 | #define CPU_FTRS_POWER7 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
969391c5 | 430 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\ |
e952e6c4 | 431 | CPU_FTR_MMCRA | CPU_FTR_SMT | \ |
44ae3ab3 | 432 | CPU_FTR_COHERENT_ICACHE | \ |
e952e6c4 | 433 | CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \ |
f89451fb | 434 | CPU_FTR_DSCR | CPU_FTR_SAO | CPU_FTR_ASYM_SMT | \ |
851d2e2f | 435 | CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \ |
d2613868 | 436 | CPU_FTR_ICSWX | CPU_FTR_CFAR | CPU_FTR_HVMODE | \ |
82a9f16a | 437 | CPU_FTR_VMX_COPY | CPU_FTR_HAS_PPR | CPU_FTR_DABRX) |
71e18497 MN |
438 | #define CPU_FTRS_POWER8 (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
439 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | CPU_FTR_ARCH_206 |\ | |
440 | CPU_FTR_MMCRA | CPU_FTR_SMT | \ | |
441 | CPU_FTR_COHERENT_ICACHE | \ | |
442 | CPU_FTR_PURR | CPU_FTR_SPURR | CPU_FTR_REAL_LE | \ | |
443 | CPU_FTR_DSCR | CPU_FTR_SAO | \ | |
444 | CPU_FTR_STCX_CHECKS_ADDRESS | CPU_FTR_POPCNTB | CPU_FTR_POPCNTD | \ | |
e5e84f0a | 445 | CPU_FTR_ICSWX | CPU_FTR_CFAR | CPU_FTR_HVMODE | CPU_FTR_VMX_COPY | \ |
1de2bd4e | 446 | CPU_FTR_DBELL | CPU_FTR_HAS_PPR | CPU_FTR_DAWR | \ |
ce5732a2 | 447 | CPU_FTR_ARCH_207S | CPU_FTR_TM_COMP | CPU_FTR_SUBCORE) |
68f2f0d4 | 448 | #define CPU_FTRS_POWER8E (CPU_FTRS_POWER8 | CPU_FTR_PMAO_BUG) |
bd6ba351 | 449 | #define CPU_FTRS_POWER8_DD1 (CPU_FTRS_POWER8 & ~CPU_FTR_DBELL) |
2d1b2027 | 450 | #define CPU_FTRS_CELL (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
7c03d653 | 451 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_CTRL | \ |
7c92943c | 452 | CPU_FTR_ALTIVEC_COMP | CPU_FTR_MMCRA | CPU_FTR_SMT | \ |
44ae3ab3 | 453 | CPU_FTR_PAUSE_ZERO | CPU_FTR_CELL_TB_BUG | CPU_FTR_CP_USE_DCBTZ | \ |
82a9f16a | 454 | CPU_FTR_UNALIGNED_LD_STD | CPU_FTR_DABRX) |
2d1b2027 | 455 | #define CPU_FTRS_PA6T (CPU_FTR_USE_TB | CPU_FTR_LWSYNC | \ |
44ae3ab3 | 456 | CPU_FTR_PPCAS_ARCH_V2 | CPU_FTR_ALTIVEC_COMP | \ |
82a9f16a | 457 | CPU_FTR_PURR | CPU_FTR_REAL_LE | CPU_FTR_DABRX) |
7c03d653 | 458 | #define CPU_FTRS_COMPATIBLE (CPU_FTR_USE_TB | CPU_FTR_PPCAS_ARCH_V2) |
10b35d99 | 459 | |
2406f606 | 460 | #ifdef __powerpc64__ |
11ed0db9 | 461 | #ifdef CONFIG_PPC_BOOK3E |
90029640 | 462 | #define CPU_FTRS_POSSIBLE (CPU_FTRS_E6500 | CPU_FTRS_E5500) |
11ed0db9 | 463 | #else |
7c92943c | 464 | #define CPU_FTRS_POSSIBLE \ |
468a3302 ME |
465 | (CPU_FTRS_POWER4 | CPU_FTRS_PPC970 | CPU_FTRS_POWER5 | \ |
466 | CPU_FTRS_POWER6 | CPU_FTRS_POWER7 | CPU_FTRS_POWER8E | \ | |
3609e09f ME |
467 | CPU_FTRS_POWER8 | CPU_FTRS_POWER8_DD1 | CPU_FTRS_CELL | \ |
468 | CPU_FTRS_PA6T | CPU_FTR_VSX) | |
11ed0db9 | 469 | #endif |
2406f606 | 470 | #else |
7c92943c SR |
471 | enum { |
472 | CPU_FTRS_POSSIBLE = | |
1e07a0a0 | 473 | #ifdef CONFIG_PPC_BOOK3S_32 |
10b35d99 KG |
474 | CPU_FTRS_PPC601 | CPU_FTRS_603 | CPU_FTRS_604 | CPU_FTRS_740_NOTAU | |
475 | CPU_FTRS_740 | CPU_FTRS_750 | CPU_FTRS_750FX1 | | |
476 | CPU_FTRS_750FX2 | CPU_FTRS_750FX | CPU_FTRS_750GX | | |
477 | CPU_FTRS_7400_NOTAU | CPU_FTRS_7400 | CPU_FTRS_7450_20 | | |
478 | CPU_FTRS_7450_21 | CPU_FTRS_7450_23 | CPU_FTRS_7455_1 | | |
479 | CPU_FTRS_7455_20 | CPU_FTRS_7455 | CPU_FTRS_7447_10 | | |
480 | CPU_FTRS_7447 | CPU_FTRS_7447A | CPU_FTRS_82XX | | |
aa42c69c KP |
481 | CPU_FTRS_G2_LE | CPU_FTRS_E300 | CPU_FTRS_E300C2 | |
482 | CPU_FTRS_CLASSIC32 | | |
10b35d99 KG |
483 | #else |
484 | CPU_FTRS_GENERIC_32 | | |
485 | #endif | |
10b35d99 KG |
486 | #ifdef CONFIG_8xx |
487 | CPU_FTRS_8XX | | |
488 | #endif | |
489 | #ifdef CONFIG_40x | |
490 | CPU_FTRS_40X | | |
491 | #endif | |
492 | #ifdef CONFIG_44x | |
6d2170be | 493 | CPU_FTRS_44X | CPU_FTRS_440x6 | |
10b35d99 | 494 | #endif |
e7f75ad0 | 495 | #ifdef CONFIG_PPC_47x |
c48d0dba | 496 | CPU_FTRS_47X | CPU_FTR_476_DD2 | |
e7f75ad0 | 497 | #endif |
10b35d99 KG |
498 | #ifdef CONFIG_E200 |
499 | CPU_FTRS_E200 | | |
500 | #endif | |
501 | #ifdef CONFIG_E500 | |
06aae867 SW |
502 | CPU_FTRS_E500 | CPU_FTRS_E500_2 | |
503 | #endif | |
504 | #ifdef CONFIG_PPC_E500MC | |
505 | CPU_FTRS_E500MC | CPU_FTRS_E5500 | CPU_FTRS_E6500 | | |
10b35d99 | 506 | #endif |
10b35d99 | 507 | 0, |
7c92943c SR |
508 | }; |
509 | #endif /* __powerpc64__ */ | |
10b35d99 | 510 | |
2406f606 | 511 | #ifdef __powerpc64__ |
11ed0db9 | 512 | #ifdef CONFIG_PPC_BOOK3E |
90029640 | 513 | #define CPU_FTRS_ALWAYS (CPU_FTRS_E6500 & CPU_FTRS_E5500) |
11ed0db9 | 514 | #else |
7c92943c | 515 | #define CPU_FTRS_ALWAYS \ |
468a3302 ME |
516 | (CPU_FTRS_POWER4 & CPU_FTRS_PPC970 & CPU_FTRS_POWER5 & \ |
517 | CPU_FTRS_POWER6 & CPU_FTRS_POWER7 & CPU_FTRS_CELL & \ | |
3609e09f | 518 | CPU_FTRS_PA6T & CPU_FTRS_POWER8 & CPU_FTRS_POWER8E & \ |
66f3d4fe | 519 | CPU_FTRS_POWER8_DD1 & ~CPU_FTR_HVMODE & CPU_FTRS_POSSIBLE) |
11ed0db9 | 520 | #endif |
2406f606 | 521 | #else |
7c92943c SR |
522 | enum { |
523 | CPU_FTRS_ALWAYS = | |
1e07a0a0 | 524 | #ifdef CONFIG_PPC_BOOK3S_32 |
10b35d99 KG |
525 | CPU_FTRS_PPC601 & CPU_FTRS_603 & CPU_FTRS_604 & CPU_FTRS_740_NOTAU & |
526 | CPU_FTRS_740 & CPU_FTRS_750 & CPU_FTRS_750FX1 & | |
527 | CPU_FTRS_750FX2 & CPU_FTRS_750FX & CPU_FTRS_750GX & | |
528 | CPU_FTRS_7400_NOTAU & CPU_FTRS_7400 & CPU_FTRS_7450_20 & | |
529 | CPU_FTRS_7450_21 & CPU_FTRS_7450_23 & CPU_FTRS_7455_1 & | |
530 | CPU_FTRS_7455_20 & CPU_FTRS_7455 & CPU_FTRS_7447_10 & | |
531 | CPU_FTRS_7447 & CPU_FTRS_7447A & CPU_FTRS_82XX & | |
aa42c69c KP |
532 | CPU_FTRS_G2_LE & CPU_FTRS_E300 & CPU_FTRS_E300C2 & |
533 | CPU_FTRS_CLASSIC32 & | |
10b35d99 KG |
534 | #else |
535 | CPU_FTRS_GENERIC_32 & | |
536 | #endif | |
10b35d99 KG |
537 | #ifdef CONFIG_8xx |
538 | CPU_FTRS_8XX & | |
539 | #endif | |
540 | #ifdef CONFIG_40x | |
541 | CPU_FTRS_40X & | |
542 | #endif | |
543 | #ifdef CONFIG_44x | |
6d2170be | 544 | CPU_FTRS_44X & CPU_FTRS_440x6 & |
10b35d99 KG |
545 | #endif |
546 | #ifdef CONFIG_E200 | |
547 | CPU_FTRS_E200 & | |
548 | #endif | |
549 | #ifdef CONFIG_E500 | |
06aae867 SW |
550 | CPU_FTRS_E500 & CPU_FTRS_E500_2 & |
551 | #endif | |
552 | #ifdef CONFIG_PPC_E500MC | |
553 | CPU_FTRS_E500MC & CPU_FTRS_E5500 & CPU_FTRS_E6500 & | |
10b35d99 | 554 | #endif |
73196cd3 | 555 | ~CPU_FTR_EMB_HV & /* can be removed at runtime */ |
10b35d99 KG |
556 | CPU_FTRS_POSSIBLE, |
557 | }; | |
7c92943c | 558 | #endif /* __powerpc64__ */ |
10b35d99 KG |
559 | |
560 | static inline int cpu_has_feature(unsigned long feature) | |
561 | { | |
562 | return (CPU_FTRS_ALWAYS & feature) || | |
563 | (CPU_FTRS_POSSIBLE | |
10b35d99 | 564 | & cur_cpu_spec->cpu_features |
10b35d99 KG |
565 | & feature); |
566 | } | |
567 | ||
5aae8a53 | 568 | #define HBP_NUM 1 |
5aae8a53 | 569 | |
10b35d99 KG |
570 | #endif /* !__ASSEMBLY__ */ |
571 | ||
10b35d99 | 572 | #endif /* __ASM_POWERPC_CPUTABLE_H */ |