2 * Copyright (c) 2015, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #include <linux/if_vlan.h>
34 #include <linux/etherdevice.h>
35 #include <linux/timecounter.h>
36 #include <linux/net_tstamp.h>
37 #include <linux/ptp_clock_kernel.h>
38 #include <linux/mlx5/driver.h>
39 #include <linux/mlx5/qp.h>
40 #include <linux/mlx5/cq.h>
41 #include <linux/mlx5/vport.h>
42 #include <linux/mlx5/transobj.h>
44 #include "mlx5_core.h"
46 #define MLX5E_MAX_NUM_TC 8
48 #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x6
49 #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa
50 #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xd
52 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE 0x1
53 #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa
54 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE 0xd
56 #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ (64 * 1024)
57 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10
58 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20
59 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10
60 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20
61 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80
63 #define MLX5E_LOG_INDIR_RQT_SIZE 0x7
64 #define MLX5E_INDIR_RQT_SIZE BIT(MLX5E_LOG_INDIR_RQT_SIZE)
65 #define MLX5E_MAX_NUM_CHANNELS (MLX5E_INDIR_RQT_SIZE >> 1)
66 #define MLX5E_TX_CQ_POLL_BUDGET 128
67 #define MLX5E_UPDATE_STATS_INTERVAL 200 /* msecs */
68 #define MLX5E_SQ_BF_BUDGET 16
70 #define MLX5E_NUM_MAIN_GROUPS 9
72 static const char vport_strings[][ETH_GSTRING_LEN] = {
73 /* vport statistics */
86 "rx_multicast_packets",
88 "tx_multicast_packets",
90 "rx_broadcast_packets",
92 "tx_broadcast_packets",
110 struct mlx5e_vport_stats {
116 u64 rx_error_packets;
118 u64 tx_error_packets;
120 u64 rx_unicast_packets;
121 u64 rx_unicast_bytes;
122 u64 tx_unicast_packets;
123 u64 tx_unicast_bytes;
124 u64 rx_multicast_packets;
125 u64 rx_multicast_bytes;
126 u64 tx_multicast_packets;
127 u64 tx_multicast_bytes;
128 u64 rx_broadcast_packets;
129 u64 rx_broadcast_bytes;
130 u64 tx_broadcast_packets;
131 u64 tx_broadcast_bytes;
142 u64 tx_queue_stopped;
144 u64 tx_queue_dropped;
147 #define NUM_VPORT_COUNTERS 32
150 static const char pport_strings[][ETH_GSTRING_LEN] = {
151 /* IEEE802.3 counters */
162 "in_range_len_errors",
172 /* RFC2863 counters */
184 "out_multicast_pkts",
185 "out_broadcast_pkts",
187 /* RFC2819 counters */
208 "p8192to10239octets",
211 #define NUM_IEEE_802_3_COUNTERS 19
212 #define NUM_RFC_2863_COUNTERS 13
213 #define NUM_RFC_2819_COUNTERS 21
214 #define NUM_PPORT_COUNTERS (NUM_IEEE_802_3_COUNTERS + \
215 NUM_RFC_2863_COUNTERS + \
216 NUM_RFC_2819_COUNTERS)
218 struct mlx5e_pport_stats {
219 __be64 IEEE_802_3_counters[NUM_IEEE_802_3_COUNTERS];
220 __be64 RFC_2863_counters[NUM_RFC_2863_COUNTERS];
221 __be64 RFC_2819_counters[NUM_RFC_2819_COUNTERS];
224 static const char rq_stats_strings[][ETH_GSTRING_LEN] = {
234 struct mlx5e_rq_stats {
242 #define NUM_RQ_STATS 7
245 static const char sq_stats_strings[][ETH_GSTRING_LEN] = {
257 struct mlx5e_sq_stats {
262 u64 csum_offload_none;
267 #define NUM_SQ_STATS 9
271 struct mlx5e_vport_stats vport;
272 struct mlx5e_pport_stats pport;
275 struct mlx5e_params {
279 u8 default_vlan_prio;
281 u16 rx_cq_moderation_usec;
282 u16 rx_cq_moderation_pkts;
283 u16 tx_cq_moderation_usec;
284 u16 tx_cq_moderation_pkts;
290 u8 toeplitz_hash_key[40];
291 u32 indirection_rqt[MLX5E_INDIR_RQT_SIZE];
294 struct mlx5e_tstamp {
296 struct cyclecounter cycles;
297 struct timecounter clock;
298 struct hwtstamp_config hwtstamp_config;
300 unsigned long overflow_period;
301 struct delayed_work overflow_work;
302 struct mlx5_core_dev *mdev;
303 struct ptp_clock *ptp;
304 struct ptp_clock_info ptp_info;
308 MLX5E_RQ_STATE_POST_WQES_ENABLE,
312 /* data path - accessed per cqe */
315 /* data path - accessed per napi poll */
316 struct napi_struct *napi;
317 struct mlx5_core_cq mcq;
318 struct mlx5e_channel *channel;
319 struct mlx5e_priv *priv;
322 struct mlx5_wq_ctrl wq_ctrl;
323 } ____cacheline_aligned_in_smp;
327 struct mlx5_wq_ll wq;
329 struct sk_buff **skb;
332 struct net_device *netdev;
333 struct mlx5e_tstamp *tstamp;
334 struct mlx5e_rq_stats stats;
341 struct mlx5_wq_ctrl wq_ctrl;
343 struct mlx5e_channel *channel;
344 struct mlx5e_priv *priv;
345 } ____cacheline_aligned_in_smp;
347 struct mlx5e_tx_wqe_info {
353 enum mlx5e_dma_map_type {
354 MLX5E_DMA_MAP_SINGLE,
358 struct mlx5e_sq_dma {
361 enum mlx5e_dma_map_type type;
365 MLX5E_SQ_STATE_WAKE_TXQ_ENABLE,
371 /* dirtied @completion */
376 u16 pc ____cacheline_aligned_in_smp;
381 struct mlx5e_sq_stats stats;
385 /* pointers to per packet info: write@xmit, read@completion */
386 struct sk_buff **skb;
387 struct mlx5e_sq_dma *dma_fifo;
388 struct mlx5e_tx_wqe_info *wqe_info;
391 struct mlx5_wq_cyc wq;
393 void __iomem *uar_map;
394 void __iomem *uar_bf_map;
395 struct netdev_queue *txq;
401 struct mlx5e_tstamp *tstamp;
406 struct mlx5_wq_ctrl wq_ctrl;
408 struct mlx5e_channel *channel;
410 } ____cacheline_aligned_in_smp;
412 static inline bool mlx5e_sq_has_room_for(struct mlx5e_sq *sq, u16 n)
414 return (((sq->wq.sz_m1 & (sq->cc - sq->pc)) >= n) ||
419 MLX5E_CHANNEL_NAPI_SCHED = 1,
422 struct mlx5e_channel {
425 struct mlx5e_sq sq[MLX5E_MAX_NUM_TC];
426 struct napi_struct napi;
428 struct net_device *netdev;
434 struct mlx5e_priv *priv;
439 enum mlx5e_traffic_types {
444 MLX5E_TT_IPV4_IPSEC_AH,
445 MLX5E_TT_IPV6_IPSEC_AH,
446 MLX5E_TT_IPV4_IPSEC_ESP,
447 MLX5E_TT_IPV6_IPSEC_ESP,
454 #define IS_HASHING_TT(tt) (tt != MLX5E_TT_ANY)
457 MLX5E_INDIRECTION_RQT,
462 struct mlx5e_eth_addr_info {
463 u8 addr[ETH_ALEN + 2];
465 struct mlx5_flow_rule *ft_rule[MLX5E_NUM_TT];
468 #define MLX5E_ETH_ADDR_HASH_SIZE (1 << BITS_PER_BYTE)
470 struct mlx5e_eth_addr_db {
471 struct hlist_head netdev_uc[MLX5E_ETH_ADDR_HASH_SIZE];
472 struct hlist_head netdev_mc[MLX5E_ETH_ADDR_HASH_SIZE];
473 struct mlx5e_eth_addr_info broadcast;
474 struct mlx5e_eth_addr_info allmulti;
475 struct mlx5e_eth_addr_info promisc;
476 bool broadcast_enabled;
477 bool allmulti_enabled;
478 bool promisc_enabled;
482 MLX5E_STATE_ASYNC_EVENTS_ENABLE,
484 MLX5E_STATE_DESTROYING,
487 struct mlx5e_vlan_db {
488 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
489 struct mlx5_flow_rule *active_vlans_rule[VLAN_N_VID];
490 struct mlx5_flow_rule *untagged_rule;
491 struct mlx5_flow_rule *any_vlan_rule;
492 bool filter_disabled;
495 struct mlx5e_flow_table {
497 struct mlx5_flow_table *t;
498 struct mlx5_flow_group **g;
501 struct mlx5e_flow_tables {
502 struct mlx5_flow_namespace *ns;
503 struct mlx5e_flow_table vlan;
504 struct mlx5e_flow_table main;
508 /* priv data path fields - start */
509 int default_vlan_prio;
510 struct mlx5e_sq **txq_to_sq_map;
511 int channeltc_to_txq_map[MLX5E_MAX_NUM_CHANNELS][MLX5E_MAX_NUM_TC];
512 /* priv data path fields - end */
515 struct mutex state_lock; /* Protects Interface state */
516 struct mlx5_uar cq_uar;
519 struct mlx5_core_mkey mkey;
520 struct mlx5e_rq drop_rq;
522 struct mlx5e_channel **channel;
523 u32 tisn[MLX5E_MAX_NUM_TC];
524 u32 rqtn[MLX5E_NUM_RQT];
525 u32 tirn[MLX5E_NUM_TT];
527 struct mlx5e_flow_tables fts;
528 struct mlx5e_eth_addr_db eth_addr;
529 struct mlx5e_vlan_db vlan;
531 struct mlx5e_params params;
532 spinlock_t async_events_spinlock; /* sync hw events */
533 struct work_struct update_carrier_work;
534 struct work_struct set_rx_mode_work;
535 struct delayed_work update_stats_work;
537 struct mlx5_core_dev *mdev;
538 struct net_device *netdev;
539 struct mlx5e_stats stats;
540 struct mlx5e_tstamp tstamp;
543 #define MLX5E_NET_IP_ALIGN 2
545 struct mlx5e_tx_wqe {
546 struct mlx5_wqe_ctrl_seg ctrl;
547 struct mlx5_wqe_eth_seg eth;
550 struct mlx5e_rx_wqe {
551 struct mlx5_wqe_srq_next_seg next;
552 struct mlx5_wqe_data_seg data;
555 enum mlx5e_link_mode {
556 MLX5E_1000BASE_CX_SGMII = 0,
557 MLX5E_1000BASE_KX = 1,
558 MLX5E_10GBASE_CX4 = 2,
559 MLX5E_10GBASE_KX4 = 3,
560 MLX5E_10GBASE_KR = 4,
561 MLX5E_20GBASE_KR2 = 5,
562 MLX5E_40GBASE_CR4 = 6,
563 MLX5E_40GBASE_KR4 = 7,
564 MLX5E_56GBASE_R4 = 8,
565 MLX5E_10GBASE_CR = 12,
566 MLX5E_10GBASE_SR = 13,
567 MLX5E_10GBASE_ER = 14,
568 MLX5E_40GBASE_SR4 = 15,
569 MLX5E_40GBASE_LR4 = 16,
570 MLX5E_100GBASE_CR4 = 20,
571 MLX5E_100GBASE_SR4 = 21,
572 MLX5E_100GBASE_KR4 = 22,
573 MLX5E_100GBASE_LR4 = 23,
574 MLX5E_100BASE_TX = 24,
575 MLX5E_100BASE_T = 25,
576 MLX5E_10GBASE_T = 26,
577 MLX5E_25GBASE_CR = 27,
578 MLX5E_25GBASE_KR = 28,
579 MLX5E_25GBASE_SR = 29,
580 MLX5E_50GBASE_CR2 = 30,
581 MLX5E_50GBASE_KR2 = 31,
582 MLX5E_LINK_MODES_NUMBER,
585 #define MLX5E_PROT_MASK(link_mode) (1 << link_mode)
587 void mlx5e_send_nop(struct mlx5e_sq *sq, bool notify_hw);
588 u16 mlx5e_select_queue(struct net_device *dev, struct sk_buff *skb,
589 void *accel_priv, select_queue_fallback_t fallback);
590 netdev_tx_t mlx5e_xmit(struct sk_buff *skb, struct net_device *dev);
592 void mlx5e_completion_event(struct mlx5_core_cq *mcq);
593 void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, enum mlx5_event event);
594 int mlx5e_napi_poll(struct napi_struct *napi, int budget);
595 bool mlx5e_poll_tx_cq(struct mlx5e_cq *cq);
596 int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget);
597 bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq);
598 struct mlx5_cqe64 *mlx5e_get_cqe(struct mlx5e_cq *cq);
600 void mlx5e_update_stats(struct mlx5e_priv *priv);
602 int mlx5e_create_flow_tables(struct mlx5e_priv *priv);
603 void mlx5e_destroy_flow_tables(struct mlx5e_priv *priv);
604 void mlx5e_init_eth_addr(struct mlx5e_priv *priv);
605 void mlx5e_set_rx_mode_work(struct work_struct *work);
607 void mlx5e_fill_hwstamp(struct mlx5e_tstamp *clock, u64 timestamp,
608 struct skb_shared_hwtstamps *hwts);
609 void mlx5e_timestamp_init(struct mlx5e_priv *priv);
610 void mlx5e_timestamp_cleanup(struct mlx5e_priv *priv);
611 int mlx5e_hwstamp_set(struct net_device *dev, struct ifreq *ifr);
612 int mlx5e_hwstamp_get(struct net_device *dev, struct ifreq *ifr);
614 int mlx5e_vlan_rx_add_vid(struct net_device *dev, __always_unused __be16 proto,
616 int mlx5e_vlan_rx_kill_vid(struct net_device *dev, __always_unused __be16 proto,
618 void mlx5e_enable_vlan_filter(struct mlx5e_priv *priv);
619 void mlx5e_disable_vlan_filter(struct mlx5e_priv *priv);
621 int mlx5e_redirect_rqt(struct mlx5e_priv *priv, enum mlx5e_rqt_ix rqt_ix);
622 void mlx5e_build_tir_ctx_hash(void *tirc, struct mlx5e_priv *priv);
624 int mlx5e_open_locked(struct net_device *netdev);
625 int mlx5e_close_locked(struct net_device *netdev);
626 void mlx5e_build_default_indir_rqt(u32 *indirection_rqt, int len,
629 static inline void mlx5e_tx_notify_hw(struct mlx5e_sq *sq,
630 struct mlx5e_tx_wqe *wqe, int bf_sz)
632 u16 ofst = MLX5_BF_OFFSET + sq->bf_offset;
634 /* ensure wqe is visible to device before updating doorbell record */
637 *sq->wq.db = cpu_to_be32(sq->pc);
639 /* ensure doorbell record is visible to device before ringing the
645 __iowrite64_copy(sq->uar_bf_map + ofst, &wqe->ctrl, bf_sz);
647 /* flush the write-combining mapped buffer */
651 mlx5_write64((__be32 *)&wqe->ctrl, sq->uar_map + ofst, NULL);
654 sq->bf_offset ^= sq->bf_buf_size;
657 static inline void mlx5e_cq_arm(struct mlx5e_cq *cq)
659 struct mlx5_core_cq *mcq;
662 mlx5_cq_arm(mcq, MLX5_CQ_DB_REQ_NOT, mcq->uar->map, NULL, cq->wq.cc);
665 static inline int mlx5e_get_max_num_channels(struct mlx5_core_dev *mdev)
667 return min_t(int, mdev->priv.eq_table.num_comp_vectors,
668 MLX5E_MAX_NUM_CHANNELS);
671 extern const struct ethtool_ops mlx5e_ethtool_ops;
672 u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev);