projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
writeback: don't drain bdi_writeback_congested on bdi destruction
[linux-2.6-block.git] / drivers / block / nvme-core.c
CommitLineData
b60503ba
MW		 1/*
2 * NVM Express device driver
6eb0d698 3 * Copyright (c) 2011-2014, Intel Corporation.
b60503ba
MW		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
7 * version 2, as published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
b60503ba
MW		 13 */
14
15#include <linux/nvme.h>
8de05535 16#include <linux/bitops.h>
b60503ba 17#include <linux/blkdev.h>
a4aea562 18#include <linux/blk-mq.h>
42f61420 19#include <linux/cpu.h>
fd63e9ce 20#include <linux/delay.h>
b60503ba
MW		 21#include <linux/errno.h>
22#include <linux/fs.h>
23#include <linux/genhd.h>
4cc09e2d 24#include <linux/hdreg.h>
5aff9382 25#include <linux/idr.h>
b60503ba
MW		 26#include <linux/init.h>
27#include <linux/interrupt.h>
28#include <linux/io.h>
29#include <linux/kdev_t.h>
1fa6aead 30#include <linux/kthread.h>
b60503ba 31#include <linux/kernel.h>
a5768aa8 32#include <linux/list_sort.h>
b60503ba
MW		 33#include <linux/mm.h>
34#include <linux/module.h>
35#include <linux/moduleparam.h>
36#include <linux/pci.h>
be7b6275 37#include <linux/poison.h>
c3bfe717 38#include <linux/ptrace.h>
b60503ba
MW		 39#include <linux/sched.h>
40#include <linux/slab.h>
e1e5e564 41#include <linux/t10-pi.h>
b60503ba 42#include <linux/types.h>
5d0f6131 43#include <scsi/sg.h>
797a796a
HM		 44#include <asm-generic/io-64-nonatomic-lo-hi.h>
45
b3fffdef 46#define NVME_MINORS (1U << MINORBITS)
9d43cf64 47#define NVME_Q_DEPTH 1024
d31af0a3 48#define NVME_AQ_DEPTH 256
b60503ba
MW		 49#define SQ_SIZE(depth) (depth * sizeof(struct nvme_command))
50#define CQ_SIZE(depth) (depth * sizeof(struct nvme_completion))
9d43cf64 51#define ADMIN_TIMEOUT (admin_timeout * HZ)
2484f407 52#define SHUTDOWN_TIMEOUT (shutdown_timeout * HZ)
9d43cf64
KB		 53
54static unsigned char admin_timeout = 60;
55module_param(admin_timeout, byte, 0644);
56MODULE_PARM_DESC(admin_timeout, "timeout in seconds for admin commands");
b60503ba 57
bd67608a
MW		 58unsigned char nvme_io_timeout = 30;
59module_param_named(io_timeout, nvme_io_timeout, byte, 0644);
b355084a 60MODULE_PARM_DESC(io_timeout, "timeout in seconds for I/O");
b60503ba 61
2484f407
DM		 62static unsigned char shutdown_timeout = 5;
63module_param(shutdown_timeout, byte, 0644);
64MODULE_PARM_DESC(shutdown_timeout, "timeout in seconds for controller shutdown");
65
b60503ba
MW		 66static int nvme_major;
67module_param(nvme_major, int, 0);
68
b3fffdef
KB		 69static int nvme_char_major;
70module_param(nvme_char_major, int, 0);
71
58ffacb5
MW		 72static int use_threaded_interrupts;
73module_param(use_threaded_interrupts, int, 0);
74
1fa6aead
MW		 75static DEFINE_SPINLOCK(dev_list_lock);
76static LIST_HEAD(dev_list);
77static struct task_struct *nvme_thread;
9a6b9458 78static struct workqueue_struct *nvme_workq;
b9afca3e 79static wait_queue_head_t nvme_kthread_wait;
1fa6aead 80
b3fffdef
KB		 81static struct class *nvme_class;
82
d4b4ff8e 83static void nvme_reset_failed_dev(struct work_struct *ws);
4cc06521 84static int nvme_reset(struct nvme_dev *dev);
a4aea562 85static int nvme_process_cq(struct nvme_queue *nvmeq);
d4b4ff8e 86
4d115420
KB		 87struct async_cmd_info {
88 struct kthread_work work;
89 struct kthread_worker *worker;
a4aea562 90 struct request *req;
4d115420
KB		 91 u32 result;
92 int status;
93 void *ctx;
94};
1fa6aead 95
b60503ba
MW		 96/*
97 * An NVM Express queue. Each device has at least two (one for admin
98 * commands and one for I/O commands).
99 */
100struct nvme_queue {
101 struct device *q_dmadev;
091b6092 102 struct nvme_dev *dev;
3193f07b 103 char irqname[24]; /* nvme4294967295-65535\0 */
b60503ba
MW		 104 spinlock_t q_lock;
105 struct nvme_command *sq_cmds;
106 volatile struct nvme_completion *cqes;
42483228 107 struct blk_mq_tags **tags;
b60503ba
MW		 108 dma_addr_t sq_dma_addr;
109 dma_addr_t cq_dma_addr;
b60503ba
MW		 110 u32 __iomem *q_db;
111 u16 q_depth;
6222d172 112 s16 cq_vector;
b60503ba
MW		 113 u16 sq_head;
114 u16 sq_tail;
115 u16 cq_head;
c30341dc 116 u16 qid;
e9539f47
MW		 117 u8 cq_phase;
118 u8 cqe_seen;
4d115420 119 struct async_cmd_info cmdinfo;
b60503ba
MW		 120};
121
122/*
123 * Check we didin't inadvertently grow the command struct
124 */
125static inline void _nvme_check_size(void)
126{
127 BUILD_BUG_ON(sizeof(struct nvme_rw_command) != 64);
128 BUILD_BUG_ON(sizeof(struct nvme_create_cq) != 64);
129 BUILD_BUG_ON(sizeof(struct nvme_create_sq) != 64);
130 BUILD_BUG_ON(sizeof(struct nvme_delete_queue) != 64);
131 BUILD_BUG_ON(sizeof(struct nvme_features) != 64);
f8ebf840 132 BUILD_BUG_ON(sizeof(struct nvme_format_cmd) != 64);
c30341dc 133 BUILD_BUG_ON(sizeof(struct nvme_abort_cmd) != 64);
b60503ba
MW		 134 BUILD_BUG_ON(sizeof(struct nvme_command) != 64);
135 BUILD_BUG_ON(sizeof(struct nvme_id_ctrl) != 4096);
136 BUILD_BUG_ON(sizeof(struct nvme_id_ns) != 4096);
137 BUILD_BUG_ON(sizeof(struct nvme_lba_range_type) != 64);
6ecec745 138 BUILD_BUG_ON(sizeof(struct nvme_smart_log) != 512);
b60503ba
MW		 139}
140
edd10d33 141typedef void (*nvme_completion_fn)(struct nvme_queue *, void *,
c2f5b650
MW		 142 struct nvme_completion *);
143
e85248e5 144struct nvme_cmd_info {
c2f5b650
MW		 145 nvme_completion_fn fn;
146 void *ctx;
c30341dc 147 int aborted;
a4aea562 148 struct nvme_queue *nvmeq;
ac3dd5bd 149 struct nvme_iod iod[0];
e85248e5
MW		 150};
151
ac3dd5bd
JA		 152/*
153 * Max size of iod being embedded in the request payload
154 */
155#define NVME_INT_PAGES 2
156#define NVME_INT_BYTES(dev) (NVME_INT_PAGES * (dev)->page_size)
fda631ff 157#define NVME_INT_MASK 0x01
ac3dd5bd
JA		 158
159/*
160 * Will slightly overestimate the number of pages needed. This is OK
161 * as it only leads to a small amount of wasted memory for the lifetime of
162 * the I/O.
163 */
164static int nvme_npages(unsigned size, struct nvme_dev *dev)
165{
166 unsigned nprps = DIV_ROUND_UP(size + dev->page_size, dev->page_size);
167 return DIV_ROUND_UP(8 * nprps, PAGE_SIZE - 8);
168}
169
170static unsigned int nvme_cmd_size(struct nvme_dev *dev)
171{
172 unsigned int ret = sizeof(struct nvme_cmd_info);
173
174 ret += sizeof(struct nvme_iod);
175 ret += sizeof(__le64 *) * nvme_npages(NVME_INT_BYTES(dev), dev);
176 ret += sizeof(struct scatterlist) * NVME_INT_PAGES;
177
178 return ret;
179}
180
a4aea562
MB		 181static int nvme_admin_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
182 unsigned int hctx_idx)
e85248e5 183{
a4aea562
MB		 184 struct nvme_dev *dev = data;
185 struct nvme_queue *nvmeq = dev->queues[0];
186
42483228
KB		 187 WARN_ON(hctx_idx != 0);
188 WARN_ON(dev->admin_tagset.tags[0] != hctx->tags);
189 WARN_ON(nvmeq->tags);
190
a4aea562 191 hctx->driver_data = nvmeq;
42483228 192 nvmeq->tags = &dev->admin_tagset.tags[0];
a4aea562 193 return 0;
e85248e5
MW		 194}
195
4af0e21c
KB		 196static void nvme_admin_exit_hctx(struct blk_mq_hw_ctx *hctx, unsigned int hctx_idx)
197{
198 struct nvme_queue *nvmeq = hctx->driver_data;
199
200 nvmeq->tags = NULL;
201}
202
a4aea562
MB		 203static int nvme_admin_init_request(void *data, struct request *req,
204 unsigned int hctx_idx, unsigned int rq_idx,
205 unsigned int numa_node)
22404274 206{
a4aea562
MB		 207 struct nvme_dev *dev = data;
208 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
209 struct nvme_queue *nvmeq = dev->queues[0];
210
211 BUG_ON(!nvmeq);
212 cmd->nvmeq = nvmeq;
213 return 0;
22404274
KB		 214}
215
a4aea562
MB		 216static int nvme_init_hctx(struct blk_mq_hw_ctx *hctx, void *data,
217 unsigned int hctx_idx)
b60503ba 218{
a4aea562 219 struct nvme_dev *dev = data;
42483228 220 struct nvme_queue *nvmeq = dev->queues[hctx_idx + 1];
a4aea562 221
42483228
KB		 222 if (!nvmeq->tags)
223 nvmeq->tags = &dev->tagset.tags[hctx_idx];
b60503ba 224
42483228 225 WARN_ON(dev->tagset.tags[hctx_idx] != hctx->tags);
a4aea562
MB		 226 hctx->driver_data = nvmeq;
227 return 0;
b60503ba
MW		 228}
229
a4aea562
MB		 230static int nvme_init_request(void *data, struct request *req,
231 unsigned int hctx_idx, unsigned int rq_idx,
232 unsigned int numa_node)
b60503ba 233{
a4aea562
MB		 234 struct nvme_dev *dev = data;
235 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
236 struct nvme_queue *nvmeq = dev->queues[hctx_idx + 1];
237
238 BUG_ON(!nvmeq);
239 cmd->nvmeq = nvmeq;
240 return 0;
241}
242
243static void nvme_set_info(struct nvme_cmd_info *cmd, void *ctx,
244 nvme_completion_fn handler)
245{
246 cmd->fn = handler;
247 cmd->ctx = ctx;
248 cmd->aborted = 0;
c917dfe5 249 blk_mq_start_request(blk_mq_rq_from_pdu(cmd));
b60503ba
MW		 250}
251
ac3dd5bd
JA		 252static void *iod_get_private(struct nvme_iod *iod)
253{
254 return (void *) (iod->private & ~0x1UL);
255}
256
257/*
258 * If bit 0 is set, the iod is embedded in the request payload.
259 */
260static bool iod_should_kfree(struct nvme_iod *iod)
261{
fda631ff 262 return (iod->private & NVME_INT_MASK) == 0;
ac3dd5bd
JA		 263}
264
c2f5b650
MW		 265/* Special values must be less than 0x1000 */
266#define CMD_CTX_BASE ((void *)POISON_POINTER_DELTA)
d2d87034
MW		 267#define CMD_CTX_CANCELLED (0x30C + CMD_CTX_BASE)
268#define CMD_CTX_COMPLETED (0x310 + CMD_CTX_BASE)
269#define CMD_CTX_INVALID (0x314 + CMD_CTX_BASE)
be7b6275 270
edd10d33 271static void special_completion(struct nvme_queue *nvmeq, void *ctx,
c2f5b650
MW		 272 struct nvme_completion *cqe)
273{
274 if (ctx == CMD_CTX_CANCELLED)
275 return;
c2f5b650 276 if (ctx == CMD_CTX_COMPLETED) {
edd10d33 277 dev_warn(nvmeq->q_dmadev,
c2f5b650
MW		 278 "completed id %d twice on queue %d\n",
279 cqe->command_id, le16_to_cpup(&cqe->sq_id));
280 return;
281 }
282 if (ctx == CMD_CTX_INVALID) {
edd10d33 283 dev_warn(nvmeq->q_dmadev,
c2f5b650
MW		 284 "invalid id %d completed on queue %d\n",
285 cqe->command_id, le16_to_cpup(&cqe->sq_id));
286 return;
287 }
edd10d33 288 dev_warn(nvmeq->q_dmadev, "Unknown special completion %p\n", ctx);
c2f5b650
MW		 289}
290
a4aea562 291static void *cancel_cmd_info(struct nvme_cmd_info *cmd, nvme_completion_fn *fn)
b60503ba 292{
c2f5b650 293 void *ctx;
b60503ba 294
859361a2 295 if (fn)
a4aea562
MB		 296 *fn = cmd->fn;
297 ctx = cmd->ctx;
298 cmd->fn = special_completion;
299 cmd->ctx = CMD_CTX_CANCELLED;
c2f5b650 300 return ctx;
b60503ba
MW		 301}
302
a4aea562
MB		 303static void async_req_completion(struct nvme_queue *nvmeq, void *ctx,
304 struct nvme_completion *cqe)
3c0cf138 305{
a4aea562
MB		 306 u32 result = le32_to_cpup(&cqe->result);
307 u16 status = le16_to_cpup(&cqe->status) >> 1;
308
309 if (status == NVME_SC_SUCCESS || status == NVME_SC_ABORT_REQ)
310 ++nvmeq->dev->event_limit;
a5768aa8
KB		 311 if (status != NVME_SC_SUCCESS)
312 return;
313
314 switch (result & 0xff07) {
315 case NVME_AER_NOTICE_NS_CHANGED:
316 dev_info(nvmeq->q_dmadev, "rescanning\n");
317 schedule_work(&nvmeq->dev->scan_work);
318 default:
319 dev_warn(nvmeq->q_dmadev, "async event result %08x\n", result);
320 }
b60503ba
MW		 321}
322
a4aea562
MB		 323static void abort_completion(struct nvme_queue *nvmeq, void *ctx,
324 struct nvme_completion *cqe)
5a92e700 325{
a4aea562
MB		 326 struct request *req = ctx;
327
328 u16 status = le16_to_cpup(&cqe->status) >> 1;
329 u32 result = le32_to_cpup(&cqe->result);
a51afb54 330
42483228 331 blk_mq_free_request(req);
a51afb54 332
a4aea562
MB		 333 dev_warn(nvmeq->q_dmadev, "Abort status:%x result:%x", status, result);
334 ++nvmeq->dev->abort_limit;
5a92e700
KB		 335}
336
a4aea562
MB		 337static void async_completion(struct nvme_queue *nvmeq, void *ctx,
338 struct nvme_completion *cqe)
b60503ba 339{
a4aea562
MB		 340 struct async_cmd_info *cmdinfo = ctx;
341 cmdinfo->result = le32_to_cpup(&cqe->result);
342 cmdinfo->status = le16_to_cpup(&cqe->status) >> 1;
343 queue_kthread_work(cmdinfo->worker, &cmdinfo->work);
42483228 344 blk_mq_free_request(cmdinfo->req);
b60503ba
MW		 345}
346
a4aea562
MB		 347static inline struct nvme_cmd_info *get_cmd_from_tag(struct nvme_queue *nvmeq,
348 unsigned int tag)
b60503ba 349{
42483228 350 struct request *req = blk_mq_tag_to_rq(*nvmeq->tags, tag);
a51afb54 351
a4aea562 352 return blk_mq_rq_to_pdu(req);
4f5099af
KB		 353}
354
a4aea562
MB		 355/*
356 * Called with local interrupts disabled and the q_lock held. May not sleep.
357 */
358static void *nvme_finish_cmd(struct nvme_queue *nvmeq, int tag,
359 nvme_completion_fn *fn)
4f5099af 360{
a4aea562
MB		 361 struct nvme_cmd_info *cmd = get_cmd_from_tag(nvmeq, tag);
362 void *ctx;
363 if (tag >= nvmeq->q_depth) {
364 *fn = special_completion;
365 return CMD_CTX_INVALID;
366 }
367 if (fn)
368 *fn = cmd->fn;
369 ctx = cmd->ctx;
370 cmd->fn = special_completion;
371 cmd->ctx = CMD_CTX_COMPLETED;
372 return ctx;
b60503ba
MW		 373}
374
375/**
714a7a22 376 * nvme_submit_cmd() - Copy a command into a queue and ring the doorbell
b60503ba
MW		 377 * @nvmeq: The queue to use
378 * @cmd: The command to send
379 *
380 * Safe to use from interrupt context
381 */
a4aea562 382static int __nvme_submit_cmd(struct nvme_queue *nvmeq, struct nvme_command *cmd)
b60503ba 383{
a4aea562
MB		 384 u16 tail = nvmeq->sq_tail;
385
b60503ba 386 memcpy(&nvmeq->sq_cmds[tail], cmd, sizeof(*cmd));
b60503ba
MW		 387 if (++tail == nvmeq->q_depth)
388 tail = 0;
7547881d 389 writel(tail, nvmeq->q_db);
b60503ba 390 nvmeq->sq_tail = tail;
b60503ba
MW		 391
392 return 0;
393}
394
a4aea562
MB		 395static int nvme_submit_cmd(struct nvme_queue *nvmeq, struct nvme_command *cmd)
396{
397 unsigned long flags;
398 int ret;
399 spin_lock_irqsave(&nvmeq->q_lock, flags);
400 ret = __nvme_submit_cmd(nvmeq, cmd);
401 spin_unlock_irqrestore(&nvmeq->q_lock, flags);
402 return ret;
403}
404
eca18b23 405static __le64 **iod_list(struct nvme_iod *iod)
e025344c 406{
eca18b23 407 return ((void *)iod) + iod->offset;
e025344c
SMM		 408}
409
ac3dd5bd
JA		 410static inline void iod_init(struct nvme_iod *iod, unsigned nbytes,
411 unsigned nseg, unsigned long private)
eca18b23 412{
ac3dd5bd
JA		 413 iod->private = private;
414 iod->offset = offsetof(struct nvme_iod, sg[nseg]);
415 iod->npages = -1;
416 iod->length = nbytes;
417 iod->nents = 0;
eca18b23 418}
b60503ba 419
eca18b23 420static struct nvme_iod *
ac3dd5bd
JA		 421__nvme_alloc_iod(unsigned nseg, unsigned bytes, struct nvme_dev *dev,
422 unsigned long priv, gfp_t gfp)
b60503ba 423{
eca18b23 424 struct nvme_iod *iod = kmalloc(sizeof(struct nvme_iod) +
ac3dd5bd 425 sizeof(__le64 *) * nvme_npages(bytes, dev) +
eca18b23
MW		 426 sizeof(struct scatterlist) * nseg, gfp);
427
ac3dd5bd
JA		 428 if (iod)
429 iod_init(iod, bytes, nseg, priv);
eca18b23
MW		 430
431 return iod;
b60503ba
MW		 432}
433
ac3dd5bd
JA		 434static struct nvme_iod *nvme_alloc_iod(struct request *rq, struct nvme_dev *dev,
435 gfp_t gfp)
436{
437 unsigned size = !(rq->cmd_flags & REQ_DISCARD) ? blk_rq_bytes(rq) :
438 sizeof(struct nvme_dsm_range);
ac3dd5bd
JA		 439 struct nvme_iod *iod;
440
441 if (rq->nr_phys_segments <= NVME_INT_PAGES &&
442 size <= NVME_INT_BYTES(dev)) {
443 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(rq);
444
445 iod = cmd->iod;
ac3dd5bd 446 iod_init(iod, size, rq->nr_phys_segments,
fda631ff 447 (unsigned long) rq | NVME_INT_MASK);
ac3dd5bd
JA		 448 return iod;
449 }
450
451 return __nvme_alloc_iod(rq->nr_phys_segments, size, dev,
452 (unsigned long) rq, gfp);
453}
454
d29ec824 455static void nvme_free_iod(struct nvme_dev *dev, struct nvme_iod *iod)
b60503ba 456{
1d090624 457 const int last_prp = dev->page_size / 8 - 1;
eca18b23
MW		 458 int i;
459 __le64 **list = iod_list(iod);
460 dma_addr_t prp_dma = iod->first_dma;
461
462 if (iod->npages == 0)
463 dma_pool_free(dev->prp_small_pool, list[0], prp_dma);
464 for (i = 0; i < iod->npages; i++) {
465 __le64 *prp_list = list[i];
466 dma_addr_t next_prp_dma = le64_to_cpu(prp_list[last_prp]);
467 dma_pool_free(dev->prp_page_pool, prp_list, prp_dma);
468 prp_dma = next_prp_dma;
469 }
ac3dd5bd
JA		 470
471 if (iod_should_kfree(iod))
472 kfree(iod);
b60503ba
MW		 473}
474
b4ff9c8d
KB		 475static int nvme_error_status(u16 status)
476{
477 switch (status & 0x7ff) {
478 case NVME_SC_SUCCESS:
479 return 0;
480 case NVME_SC_CAP_EXCEEDED:
481 return -ENOSPC;
482 default:
483 return -EIO;
484 }
485}
486
52b68d7e 487#ifdef CONFIG_BLK_DEV_INTEGRITY
e1e5e564
KB		 488static void nvme_dif_prep(u32 p, u32 v, struct t10_pi_tuple *pi)
489{
490 if (be32_to_cpu(pi->ref_tag) == v)
491 pi->ref_tag = cpu_to_be32(p);
492}
493
494static void nvme_dif_complete(u32 p, u32 v, struct t10_pi_tuple *pi)
495{
496 if (be32_to_cpu(pi->ref_tag) == p)
497 pi->ref_tag = cpu_to_be32(v);
498}
499
500/**
501 * nvme_dif_remap - remaps ref tags to bip seed and physical lba
502 *
503 * The virtual start sector is the one that was originally submitted by the
504 * block layer. Due to partitioning, MD/DM cloning, etc. the actual physical
505 * start sector may be different. Remap protection information to match the
506 * physical LBA on writes, and back to the original seed on reads.
507 *
508 * Type 0 and 3 do not have a ref tag, so no remapping required.
509 */
510static void nvme_dif_remap(struct request *req,
511 void (*dif_swap)(u32 p, u32 v, struct t10_pi_tuple *pi))
512{
513 struct nvme_ns *ns = req->rq_disk->private_data;
514 struct bio_integrity_payload *bip;
515 struct t10_pi_tuple *pi;
516 void *p, *pmap;
517 u32 i, nlb, ts, phys, virt;
518
519 if (!ns->pi_type || ns->pi_type == NVME_NS_DPS_PI_TYPE3)
520 return;
521
522 bip = bio_integrity(req->bio);
523 if (!bip)
524 return;
525
526 pmap = kmap_atomic(bip->bip_vec->bv_page) + bip->bip_vec->bv_offset;
e1e5e564
KB		 527
528 p = pmap;
529 virt = bip_get_seed(bip);
530 phys = nvme_block_nr(ns, blk_rq_pos(req));
531 nlb = (blk_rq_bytes(req) >> ns->lba_shift);
532 ts = ns->disk->integrity->tuple_size;
533
534 for (i = 0; i < nlb; i++, virt++, phys++) {
535 pi = (struct t10_pi_tuple *)p;
536 dif_swap(phys, virt, pi);
537 p += ts;
538 }
539 kunmap_atomic(pmap);
540}
541
52b68d7e
KB		 542static int nvme_noop_verify(struct blk_integrity_iter *iter)
543{
544 return 0;
545}
546
547static int nvme_noop_generate(struct blk_integrity_iter *iter)
548{
549 return 0;
550}
551
552struct blk_integrity nvme_meta_noop = {
553 .name = "NVME_META_NOOP",
554 .generate_fn = nvme_noop_generate,
555 .verify_fn = nvme_noop_verify,
556};
557
558static void nvme_init_integrity(struct nvme_ns *ns)
559{
560 struct blk_integrity integrity;
561
562 switch (ns->pi_type) {
563 case NVME_NS_DPS_PI_TYPE3:
564 integrity = t10_pi_type3_crc;
565 break;
566 case NVME_NS_DPS_PI_TYPE1:
567 case NVME_NS_DPS_PI_TYPE2:
568 integrity = t10_pi_type1_crc;
569 break;
570 default:
571 integrity = nvme_meta_noop;
572 break;
573 }
574 integrity.tuple_size = ns->ms;
575 blk_integrity_register(ns->disk, &integrity);
576 blk_queue_max_integrity_segments(ns->queue, 1);
577}
578#else /* CONFIG_BLK_DEV_INTEGRITY */
579static void nvme_dif_remap(struct request *req,
580 void (*dif_swap)(u32 p, u32 v, struct t10_pi_tuple *pi))
581{
582}
583static void nvme_dif_prep(u32 p, u32 v, struct t10_pi_tuple *pi)
584{
585}
586static void nvme_dif_complete(u32 p, u32 v, struct t10_pi_tuple *pi)
587{
588}
589static void nvme_init_integrity(struct nvme_ns *ns)
590{
591}
592#endif
593
a4aea562 594static void req_completion(struct nvme_queue *nvmeq, void *ctx,
b60503ba
MW		 595 struct nvme_completion *cqe)
596{
eca18b23 597 struct nvme_iod *iod = ctx;
ac3dd5bd 598 struct request *req = iod_get_private(iod);
a4aea562
MB		 599 struct nvme_cmd_info *cmd_rq = blk_mq_rq_to_pdu(req);
600
b60503ba
MW		 601 u16 status = le16_to_cpup(&cqe->status) >> 1;
602
edd10d33 603 if (unlikely(status)) {
a4aea562
MB		 604 if (!(status & NVME_SC_DNR || blk_noretry_request(req))
605 && (jiffies - req->start_time) < req->timeout) {
c9d3bf88
KB		 606 unsigned long flags;
607
a4aea562 608 blk_mq_requeue_request(req);
c9d3bf88
KB		 609 spin_lock_irqsave(req->q->queue_lock, flags);
610 if (!blk_queue_stopped(req->q))
611 blk_mq_kick_requeue_list(req->q);
612 spin_unlock_irqrestore(req->q->queue_lock, flags);
edd10d33
KB		 613 return;
614 }
d29ec824 615 if (req->cmd_type == REQ_TYPE_DRV_PRIV) {
17188bb4
KB		 616 if (cmd_rq->ctx == CMD_CTX_CANCELLED)
617 req->errors = -EINTR;
618 else
619 req->errors = status;
d29ec824
CH		 620 } else {
621 req->errors = nvme_error_status(status);
622 }
a4aea562
MB		 623 } else
624 req->errors = 0;
a0a931d6
KB		 625 if (req->cmd_type == REQ_TYPE_DRV_PRIV) {
626 u32 result = le32_to_cpup(&cqe->result);
627 req->special = (void *)(uintptr_t)result;
628 }
a4aea562
MB		 629
630 if (cmd_rq->aborted)
e75ec752 631 dev_warn(nvmeq->dev->dev,
a4aea562
MB		 632 "completing aborted command with status:%04x\n",
633 status);
634
e1e5e564 635 if (iod->nents) {
e75ec752 636 dma_unmap_sg(nvmeq->dev->dev, iod->sg, iod->nents,
a4aea562 637 rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
e1e5e564
KB		 638 if (blk_integrity_rq(req)) {
639 if (!rq_data_dir(req))
640 nvme_dif_remap(req, nvme_dif_complete);
e75ec752 641 dma_unmap_sg(nvmeq->dev->dev, iod->meta_sg, 1,
e1e5e564
KB		 642 rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
643 }
644 }
edd10d33 645 nvme_free_iod(nvmeq->dev, iod);
3291fa57 646
a4aea562 647 blk_mq_complete_request(req);
b60503ba
MW		 648}
649
184d2944 650/* length is in bytes. gfp flags indicates whether we may sleep. */
d29ec824
CH		 651static int nvme_setup_prps(struct nvme_dev *dev, struct nvme_iod *iod,
652 int total_len, gfp_t gfp)
ff22b54f 653{
99802a7a 654 struct dma_pool *pool;
eca18b23
MW		 655 int length = total_len;
656 struct scatterlist *sg = iod->sg;
ff22b54f
MW		 657 int dma_len = sg_dma_len(sg);
658 u64 dma_addr = sg_dma_address(sg);
f137e0f1
MI		 659 u32 page_size = dev->page_size;
660 int offset = dma_addr & (page_size - 1);
e025344c 661 __le64 *prp_list;
eca18b23 662 __le64 **list = iod_list(iod);
e025344c 663 dma_addr_t prp_dma;
eca18b23 664 int nprps, i;
ff22b54f 665
1d090624 666 length -= (page_size - offset);
ff22b54f 667 if (length <= 0)
eca18b23 668 return total_len;
ff22b54f 669
1d090624 670 dma_len -= (page_size - offset);
ff22b54f 671 if (dma_len) {
1d090624 672 dma_addr += (page_size - offset);
ff22b54f
MW		 673 } else {
674 sg = sg_next(sg);
675 dma_addr = sg_dma_address(sg);
676 dma_len = sg_dma_len(sg);
677 }
678
1d090624 679 if (length <= page_size) {
edd10d33 680 iod->first_dma = dma_addr;
eca18b23 681 return total_len;
e025344c
SMM		 682 }
683
1d090624 684 nprps = DIV_ROUND_UP(length, page_size);
99802a7a
MW		 685 if (nprps <= (256 / 8)) {
686 pool = dev->prp_small_pool;
eca18b23 687 iod->npages = 0;
99802a7a
MW		 688 } else {
689 pool = dev->prp_page_pool;
eca18b23 690 iod->npages = 1;
99802a7a
MW		 691 }
692
b77954cb
MW		 693 prp_list = dma_pool_alloc(pool, gfp, &prp_dma);
694 if (!prp_list) {
edd10d33 695 iod->first_dma = dma_addr;
eca18b23 696 iod->npages = -1;
1d090624 697 return (total_len - length) + page_size;
b77954cb 698 }
eca18b23
MW		 699 list[0] = prp_list;
700 iod->first_dma = prp_dma;
e025344c
SMM		 701 i = 0;
702 for (;;) {
1d090624 703 if (i == page_size >> 3) {
e025344c 704 __le64 *old_prp_list = prp_list;
b77954cb 705 prp_list = dma_pool_alloc(pool, gfp, &prp_dma);
eca18b23
MW		 706 if (!prp_list)
707 return total_len - length;
708 list[iod->npages++] = prp_list;
7523d834
MW		 709 prp_list[0] = old_prp_list[i - 1];
710 old_prp_list[i - 1] = cpu_to_le64(prp_dma);
711 i = 1;
e025344c
SMM		 712 }
713 prp_list[i++] = cpu_to_le64(dma_addr);
1d090624
KB		 714 dma_len -= page_size;
715 dma_addr += page_size;
716 length -= page_size;
e025344c
SMM		 717 if (length <= 0)
718 break;
719 if (dma_len > 0)
720 continue;
721 BUG_ON(dma_len < 0);
722 sg = sg_next(sg);
723 dma_addr = sg_dma_address(sg);
724 dma_len = sg_dma_len(sg);
ff22b54f
MW		 725 }
726
eca18b23 727 return total_len;
ff22b54f
MW		 728}
729
d29ec824
CH		 730static void nvme_submit_priv(struct nvme_queue *nvmeq, struct request *req,
731 struct nvme_iod *iod)
732{
733 struct nvme_command *cmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];
734
735 memcpy(cmnd, req->cmd, sizeof(struct nvme_command));
736 cmnd->rw.command_id = req->tag;
737 if (req->nr_phys_segments) {
738 cmnd->rw.prp1 = cpu_to_le64(sg_dma_address(iod->sg));
739 cmnd->rw.prp2 = cpu_to_le64(iod->first_dma);
740 }
741
742 if (++nvmeq->sq_tail == nvmeq->q_depth)
743 nvmeq->sq_tail = 0;
744 writel(nvmeq->sq_tail, nvmeq->q_db);
745}
746
a4aea562
MB		 747/*
748 * We reuse the small pool to allocate the 16-byte range here as it is not
749 * worth having a special pool for these or additional cases to handle freeing
750 * the iod.
751 */
752static void nvme_submit_discard(struct nvme_queue *nvmeq, struct nvme_ns *ns,
753 struct request *req, struct nvme_iod *iod)
0e5e4f0e 754{
edd10d33
KB		 755 struct nvme_dsm_range *range =
756 (struct nvme_dsm_range *)iod_list(iod)[0];
0e5e4f0e
KB		 757 struct nvme_command *cmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];
758
0e5e4f0e 759 range->cattr = cpu_to_le32(0);
a4aea562
MB		 760 range->nlb = cpu_to_le32(blk_rq_bytes(req) >> ns->lba_shift);
761 range->slba = cpu_to_le64(nvme_block_nr(ns, blk_rq_pos(req)));
0e5e4f0e
KB		 762
763 memset(cmnd, 0, sizeof(*cmnd));
764 cmnd->dsm.opcode = nvme_cmd_dsm;
a4aea562 765 cmnd->dsm.command_id = req->tag;
0e5e4f0e
KB		 766 cmnd->dsm.nsid = cpu_to_le32(ns->ns_id);
767 cmnd->dsm.prp1 = cpu_to_le64(iod->first_dma);
768 cmnd->dsm.nr = 0;
769 cmnd->dsm.attributes = cpu_to_le32(NVME_DSMGMT_AD);
770
771 if (++nvmeq->sq_tail == nvmeq->q_depth)
772 nvmeq->sq_tail = 0;
773 writel(nvmeq->sq_tail, nvmeq->q_db);
0e5e4f0e
KB		 774}
775
a4aea562 776static void nvme_submit_flush(struct nvme_queue *nvmeq, struct nvme_ns *ns,
00df5cb4
MW		 777 int cmdid)
778{
779 struct nvme_command *cmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];
780
781 memset(cmnd, 0, sizeof(*cmnd));
782 cmnd->common.opcode = nvme_cmd_flush;
783 cmnd->common.command_id = cmdid;
784 cmnd->common.nsid = cpu_to_le32(ns->ns_id);
785
786 if (++nvmeq->sq_tail == nvmeq->q_depth)
787 nvmeq->sq_tail = 0;
788 writel(nvmeq->sq_tail, nvmeq->q_db);
00df5cb4
MW		 789}
790
a4aea562
MB		 791static int nvme_submit_iod(struct nvme_queue *nvmeq, struct nvme_iod *iod,
792 struct nvme_ns *ns)
b60503ba 793{
ac3dd5bd 794 struct request *req = iod_get_private(iod);
ff22b54f 795 struct nvme_command *cmnd;
a4aea562
MB		 796 u16 control = 0;
797 u32 dsmgmt = 0;
00df5cb4 798
a4aea562 799 if (req->cmd_flags & REQ_FUA)
b60503ba 800 control |= NVME_RW_FUA;
a4aea562 801 if (req->cmd_flags & (REQ_FAILFAST_DEV | REQ_RAHEAD))
b60503ba
MW		 802 control |= NVME_RW_LR;
803
a4aea562 804 if (req->cmd_flags & REQ_RAHEAD)
b60503ba
MW		 805 dsmgmt |= NVME_RW_DSM_FREQ_PREFETCH;
806
ff22b54f 807 cmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];
b8deb62c 808 memset(cmnd, 0, sizeof(*cmnd));
b60503ba 809
a4aea562
MB		 810 cmnd->rw.opcode = (rq_data_dir(req) ? nvme_cmd_write : nvme_cmd_read);
811 cmnd->rw.command_id = req->tag;
ff22b54f 812 cmnd->rw.nsid = cpu_to_le32(ns->ns_id);
edd10d33
KB		 813 cmnd->rw.prp1 = cpu_to_le64(sg_dma_address(iod->sg));
814 cmnd->rw.prp2 = cpu_to_le64(iod->first_dma);
a4aea562
MB		 815 cmnd->rw.slba = cpu_to_le64(nvme_block_nr(ns, blk_rq_pos(req)));
816 cmnd->rw.length = cpu_to_le16((blk_rq_bytes(req) >> ns->lba_shift) - 1);
e1e5e564
KB		 817
818 if (blk_integrity_rq(req)) {
819 cmnd->rw.metadata = cpu_to_le64(sg_dma_address(iod->meta_sg));
820 switch (ns->pi_type) {
821 case NVME_NS_DPS_PI_TYPE3:
822 control |= NVME_RW_PRINFO_PRCHK_GUARD;
823 break;
824 case NVME_NS_DPS_PI_TYPE1:
825 case NVME_NS_DPS_PI_TYPE2:
826 control |= NVME_RW_PRINFO_PRCHK_GUARD |
827 NVME_RW_PRINFO_PRCHK_REF;
828 cmnd->rw.reftag = cpu_to_le32(
829 nvme_block_nr(ns, blk_rq_pos(req)));
830 break;
831 }
832 } else if (ns->ms)
833 control |= NVME_RW_PRINFO_PRACT;
834
ff22b54f
MW		 835 cmnd->rw.control = cpu_to_le16(control);
836 cmnd->rw.dsmgmt = cpu_to_le32(dsmgmt);
b60503ba 837
b60503ba
MW		 838 if (++nvmeq->sq_tail == nvmeq->q_depth)
839 nvmeq->sq_tail = 0;
7547881d 840 writel(nvmeq->sq_tail, nvmeq->q_db);
b60503ba 841
1974b1ae 842 return 0;
edd10d33
KB		 843}
844
d29ec824
CH		 845/*
846 * NOTE: ns is NULL when called on the admin queue.
847 */
a4aea562
MB		 848static int nvme_queue_rq(struct blk_mq_hw_ctx *hctx,
849 const struct blk_mq_queue_data *bd)
edd10d33 850{
a4aea562
MB		 851 struct nvme_ns *ns = hctx->queue->queuedata;
852 struct nvme_queue *nvmeq = hctx->driver_data;
d29ec824 853 struct nvme_dev *dev = nvmeq->dev;
a4aea562
MB		 854 struct request *req = bd->rq;
855 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
edd10d33 856 struct nvme_iod *iod;
a4aea562 857 enum dma_data_direction dma_dir;
edd10d33 858
e1e5e564
KB		 859 /*
860 * If formated with metadata, require the block layer provide a buffer
861 * unless this namespace is formated such that the metadata can be
862 * stripped/generated by the controller with PRACT=1.
863 */
d29ec824 864 if (ns && ns->ms && !blk_integrity_rq(req)) {
71feb364
KB		 865 if (!(ns->pi_type && ns->ms == 8) &&
866 req->cmd_type != REQ_TYPE_DRV_PRIV) {
e1e5e564
KB		 867 req->errors = -EFAULT;
868 blk_mq_complete_request(req);
869 return BLK_MQ_RQ_QUEUE_OK;
870 }
871 }
872
d29ec824 873 iod = nvme_alloc_iod(req, dev, GFP_ATOMIC);
edd10d33 874 if (!iod)
fe54303e 875 return BLK_MQ_RQ_QUEUE_BUSY;
a4aea562 876
a4aea562 877 if (req->cmd_flags & REQ_DISCARD) {
edd10d33
KB		 878 void *range;
879 /*
880 * We reuse the small pool to allocate the 16-byte range here
881 * as it is not worth having a special pool for these or
882 * additional cases to handle freeing the iod.
883 */
d29ec824 884 range = dma_pool_alloc(dev->prp_small_pool, GFP_ATOMIC,
edd10d33 885 &iod->first_dma);
a4aea562 886 if (!range)
fe54303e 887 goto retry_cmd;
edd10d33
KB		 888 iod_list(iod)[0] = (__le64 *)range;
889 iod->npages = 0;
ac3dd5bd 890 } else if (req->nr_phys_segments) {
a4aea562
MB		 891 dma_dir = rq_data_dir(req) ? DMA_TO_DEVICE : DMA_FROM_DEVICE;
892
ac3dd5bd 893 sg_init_table(iod->sg, req->nr_phys_segments);
a4aea562 894 iod->nents = blk_rq_map_sg(req->q, req, iod->sg);
fe54303e
JA		 895 if (!iod->nents)
896 goto error_cmd;
a4aea562
MB		 897
898 if (!dma_map_sg(nvmeq->q_dmadev, iod->sg, iod->nents, dma_dir))
fe54303e 899 goto retry_cmd;
a4aea562 900
fe54303e 901 if (blk_rq_bytes(req) !=
d29ec824
CH		 902 nvme_setup_prps(dev, iod, blk_rq_bytes(req), GFP_ATOMIC)) {
903 dma_unmap_sg(dev->dev, iod->sg, iod->nents, dma_dir);
fe54303e
JA		 904 goto retry_cmd;
905 }
e1e5e564
KB		 906 if (blk_integrity_rq(req)) {
907 if (blk_rq_count_integrity_sg(req->q, req->bio) != 1)
908 goto error_cmd;
909
910 sg_init_table(iod->meta_sg, 1);
911 if (blk_rq_map_integrity_sg(
912 req->q, req->bio, iod->meta_sg) != 1)
913 goto error_cmd;
914
915 if (rq_data_dir(req))
916 nvme_dif_remap(req, nvme_dif_prep);
917
918 if (!dma_map_sg(nvmeq->q_dmadev, iod->meta_sg, 1, dma_dir))
919 goto error_cmd;
920 }
edd10d33 921 }
1974b1ae 922
9af8785a 923 nvme_set_info(cmd, iod, req_completion);
a4aea562 924 spin_lock_irq(&nvmeq->q_lock);
d29ec824
CH		 925 if (req->cmd_type == REQ_TYPE_DRV_PRIV)
926 nvme_submit_priv(nvmeq, req, iod);
927 else if (req->cmd_flags & REQ_DISCARD)
a4aea562
MB		 928 nvme_submit_discard(nvmeq, ns, req, iod);
929 else if (req->cmd_flags & REQ_FLUSH)
930 nvme_submit_flush(nvmeq, ns, req->tag);
931 else
932 nvme_submit_iod(nvmeq, iod, ns);
933
934 nvme_process_cq(nvmeq);
935 spin_unlock_irq(&nvmeq->q_lock);
936 return BLK_MQ_RQ_QUEUE_OK;
937
fe54303e 938 error_cmd:
d29ec824 939 nvme_free_iod(dev, iod);
fe54303e
JA		 940 return BLK_MQ_RQ_QUEUE_ERROR;
941 retry_cmd:
d29ec824 942 nvme_free_iod(dev, iod);
fe54303e 943 return BLK_MQ_RQ_QUEUE_BUSY;
b60503ba
MW		 944}
945
e9539f47 946static int nvme_process_cq(struct nvme_queue *nvmeq)
b60503ba 947{
82123460 948 u16 head, phase;
b60503ba 949
b60503ba 950 head = nvmeq->cq_head;
82123460 951 phase = nvmeq->cq_phase;
b60503ba
MW		 952
953 for (;;) {
c2f5b650
MW		 954 void *ctx;
955 nvme_completion_fn fn;
b60503ba 956 struct nvme_completion cqe = nvmeq->cqes[head];
82123460 957 if ((le16_to_cpu(cqe.status) & 1) != phase)
b60503ba
MW		 958 break;
959 nvmeq->sq_head = le16_to_cpu(cqe.sq_head);
960 if (++head == nvmeq->q_depth) {
961 head = 0;
82123460 962 phase = !phase;
b60503ba 963 }
a4aea562 964 ctx = nvme_finish_cmd(nvmeq, cqe.command_id, &fn);
edd10d33 965 fn(nvmeq, ctx, &cqe);
b60503ba
MW		 966 }
967
968 /* If the controller ignores the cq head doorbell and continuously
969 * writes to the queue, it is theoretically possible to wrap around
970 * the queue twice and mistakenly return IRQ_NONE. Linux only
971 * requires that 0.1% of your interrupts are handled, so this isn't
972 * a big problem.
973 */
82123460 974 if (head == nvmeq->cq_head && phase == nvmeq->cq_phase)
e9539f47 975 return 0;
b60503ba 976
b80d5ccc 977 writel(head, nvmeq->q_db + nvmeq->dev->db_stride);
b60503ba 978 nvmeq->cq_head = head;
82123460 979 nvmeq->cq_phase = phase;
b60503ba 980
e9539f47
MW		 981 nvmeq->cqe_seen = 1;
982 return 1;
b60503ba
MW		 983}
984
985static irqreturn_t nvme_irq(int irq, void *data)
58ffacb5
MW		 986{
987 irqreturn_t result;
988 struct nvme_queue *nvmeq = data;
989 spin_lock(&nvmeq->q_lock);
e9539f47
MW		 990 nvme_process_cq(nvmeq);
991 result = nvmeq->cqe_seen ? IRQ_HANDLED : IRQ_NONE;
992 nvmeq->cqe_seen = 0;
58ffacb5
MW		 993 spin_unlock(&nvmeq->q_lock);
994 return result;
995}
996
997static irqreturn_t nvme_irq_check(int irq, void *data)
998{
999 struct nvme_queue *nvmeq = data;
1000 struct nvme_completion cqe = nvmeq->cqes[nvmeq->cq_head];
1001 if ((le16_to_cpu(cqe.status) & 1) != nvmeq->cq_phase)
1002 return IRQ_NONE;
1003 return IRQ_WAKE_THREAD;
1004}
1005
b60503ba
MW		 1006/*
1007 * Returns 0 on success. If the result is negative, it's a Linux error code;
1008 * if the result is positive, it's an NVM Express status code
1009 */
d29ec824
CH		 1010int __nvme_submit_sync_cmd(struct request_queue *q, struct nvme_command *cmd,
1011 void *buffer, void __user *ubuffer, unsigned bufflen,
1012 u32 *result, unsigned timeout)
b60503ba 1013{
d29ec824
CH		 1014 bool write = cmd->common.opcode & 1;
1015 struct bio *bio = NULL;
f705f837 1016 struct request *req;
d29ec824 1017 int ret;
b60503ba 1018
d29ec824 1019 req = blk_mq_alloc_request(q, write, GFP_KERNEL, false);
f705f837
CH		 1020 if (IS_ERR(req))
1021 return PTR_ERR(req);
b60503ba 1022
d29ec824 1023 req->cmd_type = REQ_TYPE_DRV_PRIV;
e112af0d 1024 req->cmd_flags |= REQ_FAILFAST_DRIVER;
d29ec824
CH		 1025 req->__data_len = 0;
1026 req->__sector = (sector_t) -1;
1027 req->bio = req->biotail = NULL;
b60503ba 1028
f4ff414a 1029 req->timeout = timeout ? timeout : ADMIN_TIMEOUT;
a4aea562 1030
d29ec824
CH		 1031 req->cmd = (unsigned char *)cmd;
1032 req->cmd_len = sizeof(struct nvme_command);
a0a931d6 1033 req->special = (void *)0;
b60503ba 1034
d29ec824
CH		 1035 if (buffer && bufflen) {
1036 ret = blk_rq_map_kern(q, req, buffer, bufflen, __GFP_WAIT);
1037 if (ret)
1038 goto out;
1039 } else if (ubuffer && bufflen) {
1040 ret = blk_rq_map_user(q, req, NULL, ubuffer, bufflen, __GFP_WAIT);
1041 if (ret)
1042 goto out;
1043 bio = req->bio;
1044 }
3c0cf138 1045
d29ec824
CH		 1046 blk_execute_rq(req->q, NULL, req, 0);
1047 if (bio)
1048 blk_rq_unmap_user(bio);
b60503ba 1049 if (result)
a0a931d6 1050 *result = (u32)(uintptr_t)req->special;
d29ec824
CH		 1051 ret = req->errors;
1052 out:
f705f837 1053 blk_mq_free_request(req);
d29ec824 1054 return ret;
f705f837
CH		 1055}
1056
d29ec824
CH		 1057int nvme_submit_sync_cmd(struct request_queue *q, struct nvme_command *cmd,
1058 void *buffer, unsigned bufflen)
f705f837 1059{
d29ec824 1060 return __nvme_submit_sync_cmd(q, cmd, buffer, NULL, bufflen, NULL, 0);
b60503ba
MW		 1061}
1062
a4aea562
MB		 1063static int nvme_submit_async_admin_req(struct nvme_dev *dev)
1064{
1065 struct nvme_queue *nvmeq = dev->queues[0];
1066 struct nvme_command c;
1067 struct nvme_cmd_info *cmd_info;
1068 struct request *req;
1069
1efccc9d 1070 req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_ATOMIC, true);
9f173b33
DC		 1071 if (IS_ERR(req))
1072 return PTR_ERR(req);
a4aea562 1073
c917dfe5 1074 req->cmd_flags |= REQ_NO_TIMEOUT;
a4aea562 1075 cmd_info = blk_mq_rq_to_pdu(req);
1efccc9d 1076 nvme_set_info(cmd_info, NULL, async_req_completion);
a4aea562
MB		 1077
1078 memset(&c, 0, sizeof(c));
1079 c.common.opcode = nvme_admin_async_event;
1080 c.common.command_id = req->tag;
1081
42483228 1082 blk_mq_free_request(req);
a4aea562
MB		 1083 return __nvme_submit_cmd(nvmeq, &c);
1084}
1085
1086static int nvme_submit_admin_async_cmd(struct nvme_dev *dev,
4d115420
KB		 1087 struct nvme_command *cmd,
1088 struct async_cmd_info *cmdinfo, unsigned timeout)
1089{
a4aea562
MB		 1090 struct nvme_queue *nvmeq = dev->queues[0];
1091 struct request *req;
1092 struct nvme_cmd_info *cmd_rq;
4d115420 1093
a4aea562 1094 req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_KERNEL, false);
9f173b33
DC		 1095 if (IS_ERR(req))
1096 return PTR_ERR(req);
a4aea562
MB		 1097
1098 req->timeout = timeout;
1099 cmd_rq = blk_mq_rq_to_pdu(req);
1100 cmdinfo->req = req;
1101 nvme_set_info(cmd_rq, cmdinfo, async_completion);
4d115420 1102 cmdinfo->status = -EINTR;
a4aea562
MB		 1103
1104 cmd->common.command_id = req->tag;
1105
4f5099af 1106 return nvme_submit_cmd(nvmeq, cmd);
4d115420
KB		 1107}
1108
b60503ba
MW		 1109static int adapter_delete_queue(struct nvme_dev *dev, u8 opcode, u16 id)
1110{
b60503ba
MW		 1111 struct nvme_command c;
1112
1113 memset(&c, 0, sizeof(c));
1114 c.delete_queue.opcode = opcode;
1115 c.delete_queue.qid = cpu_to_le16(id);
1116
d29ec824 1117 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1118}
1119
1120static int adapter_alloc_cq(struct nvme_dev *dev, u16 qid,
1121 struct nvme_queue *nvmeq)
1122{
b60503ba
MW		 1123 struct nvme_command c;
1124 int flags = NVME_QUEUE_PHYS_CONTIG | NVME_CQ_IRQ_ENABLED;
1125
d29ec824
CH		 1126 /*
1127 * Note: we (ab)use the fact the the prp fields survive if no data
1128 * is attached to the request.
1129 */
b60503ba
MW		 1130 memset(&c, 0, sizeof(c));
1131 c.create_cq.opcode = nvme_admin_create_cq;
1132 c.create_cq.prp1 = cpu_to_le64(nvmeq->cq_dma_addr);
1133 c.create_cq.cqid = cpu_to_le16(qid);
1134 c.create_cq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1135 c.create_cq.cq_flags = cpu_to_le16(flags);
1136 c.create_cq.irq_vector = cpu_to_le16(nvmeq->cq_vector);
1137
d29ec824 1138 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1139}
1140
1141static int adapter_alloc_sq(struct nvme_dev *dev, u16 qid,
1142 struct nvme_queue *nvmeq)
1143{
b60503ba
MW		 1144 struct nvme_command c;
1145 int flags = NVME_QUEUE_PHYS_CONTIG | NVME_SQ_PRIO_MEDIUM;
1146
d29ec824
CH		 1147 /*
1148 * Note: we (ab)use the fact the the prp fields survive if no data
1149 * is attached to the request.
1150 */
b60503ba
MW		 1151 memset(&c, 0, sizeof(c));
1152 c.create_sq.opcode = nvme_admin_create_sq;
1153 c.create_sq.prp1 = cpu_to_le64(nvmeq->sq_dma_addr);
1154 c.create_sq.sqid = cpu_to_le16(qid);
1155 c.create_sq.qsize = cpu_to_le16(nvmeq->q_depth - 1);
1156 c.create_sq.sq_flags = cpu_to_le16(flags);
1157 c.create_sq.cqid = cpu_to_le16(qid);
1158
d29ec824 1159 return nvme_submit_sync_cmd(dev->admin_q, &c, NULL, 0);
b60503ba
MW		 1160}
1161
1162static int adapter_delete_cq(struct nvme_dev *dev, u16 cqid)
1163{
1164 return adapter_delete_queue(dev, nvme_admin_delete_cq, cqid);
1165}
1166
1167static int adapter_delete_sq(struct nvme_dev *dev, u16 sqid)
1168{
1169 return adapter_delete_queue(dev, nvme_admin_delete_sq, sqid);
1170}
1171
d29ec824 1172int nvme_identify_ctrl(struct nvme_dev *dev, struct nvme_id_ctrl **id)
bc5fc7e4 1173{
e44ac588 1174 struct nvme_command c = { };
d29ec824 1175 int error;
bc5fc7e4 1176
e44ac588
AM		 1177 /* gcc-4.4.4 (at least) has issues with initializers and anon unions */
1178 c.identify.opcode = nvme_admin_identify;
1179 c.identify.cns = cpu_to_le32(1);
1180
d29ec824
CH		 1181 *id = kmalloc(sizeof(struct nvme_id_ctrl), GFP_KERNEL);
1182 if (!*id)
1183 return -ENOMEM;
bc5fc7e4 1184
d29ec824
CH		 1185 error = nvme_submit_sync_cmd(dev->admin_q, &c, *id,
1186 sizeof(struct nvme_id_ctrl));
1187 if (error)
1188 kfree(*id);
1189 return error;
1190}
1191
1192int nvme_identify_ns(struct nvme_dev *dev, unsigned nsid,
1193 struct nvme_id_ns **id)
1194{
e44ac588 1195 struct nvme_command c = { };
d29ec824 1196 int error;
bc5fc7e4 1197
e44ac588
AM		 1198 /* gcc-4.4.4 (at least) has issues with initializers and anon unions */
1199 c.identify.opcode = nvme_admin_identify,
1200 c.identify.nsid = cpu_to_le32(nsid),
1201
d29ec824
CH		 1202 *id = kmalloc(sizeof(struct nvme_id_ns), GFP_KERNEL);
1203 if (!*id)
1204 return -ENOMEM;
1205
1206 error = nvme_submit_sync_cmd(dev->admin_q, &c, *id,
1207 sizeof(struct nvme_id_ns));
1208 if (error)
1209 kfree(*id);
1210 return error;
bc5fc7e4
MW		 1211}
1212
5d0f6131 1213int nvme_get_features(struct nvme_dev *dev, unsigned fid, unsigned nsid,
08df1e05 1214 dma_addr_t dma_addr, u32 *result)
bc5fc7e4
MW		 1215{
1216 struct nvme_command c;
1217
1218 memset(&c, 0, sizeof(c));
1219 c.features.opcode = nvme_admin_get_features;
a42cecce 1220 c.features.nsid = cpu_to_le32(nsid);
bc5fc7e4
MW		 1221 c.features.prp1 = cpu_to_le64(dma_addr);
1222 c.features.fid = cpu_to_le32(fid);
bc5fc7e4 1223
d29ec824
CH		 1224 return __nvme_submit_sync_cmd(dev->admin_q, &c, NULL, NULL, 0,
1225 result, 0);
df348139
MW		 1226}
1227
5d0f6131
VV		 1228int nvme_set_features(struct nvme_dev *dev, unsigned fid, unsigned dword11,
1229 dma_addr_t dma_addr, u32 *result)
df348139
MW		 1230{
1231 struct nvme_command c;
1232
1233 memset(&c, 0, sizeof(c));
1234 c.features.opcode = nvme_admin_set_features;
1235 c.features.prp1 = cpu_to_le64(dma_addr);
1236 c.features.fid = cpu_to_le32(fid);
1237 c.features.dword11 = cpu_to_le32(dword11);
1238
d29ec824
CH		 1239 return __nvme_submit_sync_cmd(dev->admin_q, &c, NULL, NULL, 0,
1240 result, 0);
1241}
1242
1243int nvme_get_log_page(struct nvme_dev *dev, struct nvme_smart_log **log)
1244{
e44ac588
AM		 1245 struct nvme_command c = { };
1246 int error;
1247
1248 c.common.opcode = nvme_admin_get_log_page,
1249 c.common.nsid = cpu_to_le32(0xFFFFFFFF),
1250 c.common.cdw10[0] = cpu_to_le32(
d29ec824
CH		 1251 (((sizeof(struct nvme_smart_log) / 4) - 1) << 16) |
1252 NVME_LOG_SMART),
d29ec824
CH		 1253
1254 *log = kmalloc(sizeof(struct nvme_smart_log), GFP_KERNEL);
1255 if (!*log)
1256 return -ENOMEM;
1257
1258 error = nvme_submit_sync_cmd(dev->admin_q, &c, *log,
1259 sizeof(struct nvme_smart_log));
1260 if (error)
1261 kfree(*log);
1262 return error;
bc5fc7e4
MW		 1263}
1264
c30341dc 1265/**
a4aea562 1266 * nvme_abort_req - Attempt aborting a request
c30341dc
KB		 1267 *
1268 * Schedule controller reset if the command was already aborted once before and
1269 * still hasn't been returned to the driver, or if this is the admin queue.
1270 */
a4aea562 1271static void nvme_abort_req(struct request *req)
c30341dc 1272{
a4aea562
MB		 1273 struct nvme_cmd_info *cmd_rq = blk_mq_rq_to_pdu(req);
1274 struct nvme_queue *nvmeq = cmd_rq->nvmeq;
c30341dc 1275 struct nvme_dev *dev = nvmeq->dev;
a4aea562
MB		 1276 struct request *abort_req;
1277 struct nvme_cmd_info *abort_cmd;
1278 struct nvme_command cmd;
c30341dc 1279
a4aea562 1280 if (!nvmeq->qid || cmd_rq->aborted) {
7a509a6b
KB		 1281 unsigned long flags;
1282
1283 spin_lock_irqsave(&dev_list_lock, flags);
c30341dc 1284 if (work_busy(&dev->reset_work))
7a509a6b 1285 goto out;
c30341dc 1286 list_del_init(&dev->node);
e75ec752 1287 dev_warn(dev->dev, "I/O %d QID %d timeout, reset controller\n",
a4aea562 1288 req->tag, nvmeq->qid);
9ca97374 1289 dev->reset_workfn = nvme_reset_failed_dev;
c30341dc 1290 queue_work(nvme_workq, &dev->reset_work);
7a509a6b
KB		 1291 out:
1292 spin_unlock_irqrestore(&dev_list_lock, flags);
c30341dc
KB		 1293 return;
1294 }
1295
1296 if (!dev->abort_limit)
1297 return;
1298
a4aea562
MB		 1299 abort_req = blk_mq_alloc_request(dev->admin_q, WRITE, GFP_ATOMIC,
1300 false);
9f173b33 1301 if (IS_ERR(abort_req))
c30341dc
KB		 1302 return;
1303
a4aea562
MB		 1304 abort_cmd = blk_mq_rq_to_pdu(abort_req);
1305 nvme_set_info(abort_cmd, abort_req, abort_completion);
1306
c30341dc
KB		 1307 memset(&cmd, 0, sizeof(cmd));
1308 cmd.abort.opcode = nvme_admin_abort_cmd;
a4aea562 1309 cmd.abort.cid = req->tag;
c30341dc 1310 cmd.abort.sqid = cpu_to_le16(nvmeq->qid);
a4aea562 1311 cmd.abort.command_id = abort_req->tag;
c30341dc
KB		 1312
1313 --dev->abort_limit;
a4aea562 1314 cmd_rq->aborted = 1;
c30341dc 1315
a4aea562 1316 dev_warn(nvmeq->q_dmadev, "Aborting I/O %d QID %d\n", req->tag,
c30341dc 1317 nvmeq->qid);
a4aea562
MB		 1318 if (nvme_submit_cmd(dev->queues[0], &cmd) < 0) {
1319 dev_warn(nvmeq->q_dmadev,
1320 "Could not abort I/O %d QID %d",
1321 req->tag, nvmeq->qid);
c87fd540 1322 blk_mq_free_request(abort_req);
a4aea562 1323 }
c30341dc
KB		 1324}
1325
42483228 1326static void nvme_cancel_queue_ios(struct request *req, void *data, bool reserved)
a09115b2 1327{
a4aea562
MB		 1328 struct nvme_queue *nvmeq = data;
1329 void *ctx;
1330 nvme_completion_fn fn;
1331 struct nvme_cmd_info *cmd;
cef6a948
KB		 1332 struct nvme_completion cqe;
1333
1334 if (!blk_mq_request_started(req))
1335 return;
a09115b2 1336
a4aea562 1337 cmd = blk_mq_rq_to_pdu(req);
a09115b2 1338
a4aea562
MB		 1339 if (cmd->ctx == CMD_CTX_CANCELLED)
1340 return;
1341
cef6a948
KB		 1342 if (blk_queue_dying(req->q))
1343 cqe.status = cpu_to_le16((NVME_SC_ABORT_REQ | NVME_SC_DNR) << 1);
1344 else
1345 cqe.status = cpu_to_le16(NVME_SC_ABORT_REQ << 1);
1346
1347
a4aea562
MB		 1348 dev_warn(nvmeq->q_dmadev, "Cancelling I/O %d QID %d\n",
1349 req->tag, nvmeq->qid);
1350 ctx = cancel_cmd_info(cmd, &fn);
1351 fn(nvmeq, ctx, &cqe);
a09115b2
MW		 1352}
1353
a4aea562 1354static enum blk_eh_timer_return nvme_timeout(struct request *req, bool reserved)
9e866774 1355{
a4aea562
MB		 1356 struct nvme_cmd_info *cmd = blk_mq_rq_to_pdu(req);
1357 struct nvme_queue *nvmeq = cmd->nvmeq;
1358
1359 dev_warn(nvmeq->q_dmadev, "Timeout I/O %d QID %d\n", req->tag,
1360 nvmeq->qid);
7a509a6b 1361 spin_lock_irq(&nvmeq->q_lock);
07836e65 1362 nvme_abort_req(req);
7a509a6b 1363 spin_unlock_irq(&nvmeq->q_lock);
a4aea562 1364
07836e65
KB		 1365 /*
1366 * The aborted req will be completed on receiving the abort req.
1367 * We enable the timer again. If hit twice, it'll cause a device reset,
1368 * as the device then is in a faulty state.
1369 */
1370 return BLK_EH_RESET_TIMER;
a4aea562 1371}
22404274 1372
a4aea562
MB		 1373static void nvme_free_queue(struct nvme_queue *nvmeq)
1374{
9e866774
MW		 1375 dma_free_coherent(nvmeq->q_dmadev, CQ_SIZE(nvmeq->q_depth),
1376 (void *)nvmeq->cqes, nvmeq->cq_dma_addr);
1377 dma_free_coherent(nvmeq->q_dmadev, SQ_SIZE(nvmeq->q_depth),
1378 nvmeq->sq_cmds, nvmeq->sq_dma_addr);
1379 kfree(nvmeq);
1380}
1381
a1a5ef99 1382static void nvme_free_queues(struct nvme_dev *dev, int lowest)
22404274
KB		 1383{
1384 int i;
1385
a1a5ef99 1386 for (i = dev->queue_count - 1; i >= lowest; i--) {
a4aea562 1387 struct nvme_queue *nvmeq = dev->queues[i];
22404274 1388 dev->queue_count--;
a4aea562 1389 dev->queues[i] = NULL;
f435c282 1390 nvme_free_queue(nvmeq);
121c7ad4 1391 }
22404274
KB		 1392}
1393
4d115420
KB		 1394/**
1395 * nvme_suspend_queue - put queue into suspended state
1396 * @nvmeq - queue to suspend
4d115420
KB		 1397 */
1398static int nvme_suspend_queue(struct nvme_queue *nvmeq)
b60503ba 1399{
2b25d981 1400 int vector;
b60503ba 1401
a09115b2 1402 spin_lock_irq(&nvmeq->q_lock);
2b25d981
KB		 1403 if (nvmeq->cq_vector == -1) {
1404 spin_unlock_irq(&nvmeq->q_lock);
1405 return 1;
1406 }
1407 vector = nvmeq->dev->entry[nvmeq->cq_vector].vector;
42f61420 1408 nvmeq->dev->online_queues--;
2b25d981 1409 nvmeq->cq_vector = -1;
a09115b2
MW		 1410 spin_unlock_irq(&nvmeq->q_lock);
1411
6df3dbc8
KB		 1412 if (!nvmeq->qid && nvmeq->dev->admin_q)
1413 blk_mq_freeze_queue_start(nvmeq->dev->admin_q);
1414
aba2080f
MW		 1415 irq_set_affinity_hint(vector, NULL);
1416 free_irq(vector, nvmeq);
b60503ba 1417
4d115420
KB		 1418 return 0;
1419}
b60503ba 1420
4d115420
KB		 1421static void nvme_clear_queue(struct nvme_queue *nvmeq)
1422{
22404274 1423 spin_lock_irq(&nvmeq->q_lock);
42483228
KB		 1424 if (nvmeq->tags && *nvmeq->tags)
1425 blk_mq_all_tag_busy_iter(*nvmeq->tags, nvme_cancel_queue_ios, nvmeq);
22404274 1426 spin_unlock_irq(&nvmeq->q_lock);
b60503ba
MW		 1427}
1428
4d115420
KB		 1429static void nvme_disable_queue(struct nvme_dev *dev, int qid)
1430{
a4aea562 1431 struct nvme_queue *nvmeq = dev->queues[qid];
4d115420
KB		 1432
1433 if (!nvmeq)
1434 return;
1435 if (nvme_suspend_queue(nvmeq))
1436 return;
1437
0e53d180
KB		 1438 /* Don't tell the adapter to delete the admin queue.
1439 * Don't tell a removed adapter to delete IO queues. */
1440 if (qid && readl(&dev->bar->csts) != -1) {
b60503ba
MW		 1441 adapter_delete_sq(dev, qid);
1442 adapter_delete_cq(dev, qid);
1443 }
07836e65
KB		 1444
1445 spin_lock_irq(&nvmeq->q_lock);
1446 nvme_process_cq(nvmeq);
1447 spin_unlock_irq(&nvmeq->q_lock);
b60503ba
MW		 1448}
1449
1450static struct nvme_queue *nvme_alloc_queue(struct nvme_dev *dev, int qid,
2b25d981 1451 int depth)
b60503ba 1452{
a4aea562 1453 struct nvme_queue *nvmeq = kzalloc(sizeof(*nvmeq), GFP_KERNEL);
b60503ba
MW		 1454 if (!nvmeq)
1455 return NULL;
1456
e75ec752 1457 nvmeq->cqes = dma_zalloc_coherent(dev->dev, CQ_SIZE(depth),
4d51abf9 1458 &nvmeq->cq_dma_addr, GFP_KERNEL);
b60503ba
MW		 1459 if (!nvmeq->cqes)
1460 goto free_nvmeq;
b60503ba 1461
e75ec752 1462 nvmeq->sq_cmds = dma_alloc_coherent(dev->dev, SQ_SIZE(depth),
b60503ba
MW		 1463 &nvmeq->sq_dma_addr, GFP_KERNEL);
1464 if (!nvmeq->sq_cmds)
1465 goto free_cqdma;
1466
e75ec752 1467 nvmeq->q_dmadev = dev->dev;
091b6092 1468 nvmeq->dev = dev;
3193f07b
MW		 1469 snprintf(nvmeq->irqname, sizeof(nvmeq->irqname), "nvme%dq%d",
1470 dev->instance, qid);
b60503ba
MW		 1471 spin_lock_init(&nvmeq->q_lock);
1472 nvmeq->cq_head = 0;
82123460 1473 nvmeq->cq_phase = 1;
b80d5ccc 1474 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
b60503ba 1475 nvmeq->q_depth = depth;
c30341dc 1476 nvmeq->qid = qid;
a4aea562 1477 dev->queues[qid] = nvmeq;
b60503ba 1478
36a7e993
JD		 1479 /* make sure queue descriptor is set before queue count, for kthread */
1480 mb();
1481 dev->queue_count++;
1482
b60503ba
MW		 1483 return nvmeq;
1484
1485 free_cqdma:
e75ec752 1486 dma_free_coherent(dev->dev, CQ_SIZE(depth), (void *)nvmeq->cqes,
b60503ba
MW		 1487 nvmeq->cq_dma_addr);
1488 free_nvmeq:
1489 kfree(nvmeq);
1490 return NULL;
1491}
1492
3001082c
MW		 1493static int queue_request_irq(struct nvme_dev *dev, struct nvme_queue *nvmeq,
1494 const char *name)
1495{
58ffacb5
MW		 1496 if (use_threaded_interrupts)
1497 return request_threaded_irq(dev->entry[nvmeq->cq_vector].vector,
481e5bad 1498 nvme_irq_check, nvme_irq, IRQF_SHARED,
58ffacb5 1499 name, nvmeq);
3001082c 1500 return request_irq(dev->entry[nvmeq->cq_vector].vector, nvme_irq,
481e5bad 1501 IRQF_SHARED, name, nvmeq);
3001082c
MW		 1502}
1503
22404274 1504static void nvme_init_queue(struct nvme_queue *nvmeq, u16 qid)
b60503ba 1505{
22404274 1506 struct nvme_dev *dev = nvmeq->dev;
b60503ba 1507
7be50e93 1508 spin_lock_irq(&nvmeq->q_lock);
22404274
KB		 1509 nvmeq->sq_tail = 0;
1510 nvmeq->cq_head = 0;
1511 nvmeq->cq_phase = 1;
b80d5ccc 1512 nvmeq->q_db = &dev->dbs[qid * 2 * dev->db_stride];
22404274 1513 memset((void *)nvmeq->cqes, 0, CQ_SIZE(nvmeq->q_depth));
42f61420 1514 dev->online_queues++;
7be50e93 1515 spin_unlock_irq(&nvmeq->q_lock);
22404274
KB		 1516}
1517
1518static int nvme_create_queue(struct nvme_queue *nvmeq, int qid)
1519{
1520 struct nvme_dev *dev = nvmeq->dev;
1521 int result;
3f85d50b 1522
2b25d981 1523 nvmeq->cq_vector = qid - 1;
b60503ba
MW		 1524 result = adapter_alloc_cq(dev, qid, nvmeq);
1525 if (result < 0)
22404274 1526 return result;
b60503ba
MW		 1527
1528 result = adapter_alloc_sq(dev, qid, nvmeq);
1529 if (result < 0)
1530 goto release_cq;
1531
3193f07b 1532 result = queue_request_irq(dev, nvmeq, nvmeq->irqname);
b60503ba
MW		 1533 if (result < 0)
1534 goto release_sq;
1535
22404274 1536 nvme_init_queue(nvmeq, qid);
22404274 1537 return result;
b60503ba
MW		 1538
1539 release_sq:
1540 adapter_delete_sq(dev, qid);
1541 release_cq:
1542 adapter_delete_cq(dev, qid);
22404274 1543 return result;
b60503ba
MW		 1544}
1545
ba47e386
MW		 1546static int nvme_wait_ready(struct nvme_dev *dev, u64 cap, bool enabled)
1547{
1548 unsigned long timeout;
1549 u32 bit = enabled ? NVME_CSTS_RDY : 0;
1550
1551 timeout = ((NVME_CAP_TIMEOUT(cap) + 1) * HZ / 2) + jiffies;
1552
1553 while ((readl(&dev->bar->csts) & NVME_CSTS_RDY) != bit) {
1554 msleep(100);
1555 if (fatal_signal_pending(current))
1556 return -EINTR;
1557 if (time_after(jiffies, timeout)) {
e75ec752 1558 dev_err(dev->dev,
27e8166c
MW		 1559 "Device not ready; aborting %s\n", enabled ?
1560 "initialisation" : "reset");
ba47e386
MW		 1561 return -ENODEV;
1562 }
1563 }
1564
1565 return 0;
1566}
1567
1568/*
1569 * If the device has been passed off to us in an enabled state, just clear
1570 * the enabled bit. The spec says we should set the 'shutdown notification
1571 * bits', but doing so may cause the device to complete commands to the
1572 * admin queue ... and we don't know what memory that might be pointing at!
1573 */
1574static int nvme_disable_ctrl(struct nvme_dev *dev, u64 cap)
1575{
01079522
DM		 1576 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1577 dev->ctrl_config &= ~NVME_CC_ENABLE;
1578 writel(dev->ctrl_config, &dev->bar->cc);
44af146a 1579
ba47e386
MW		 1580 return nvme_wait_ready(dev, cap, false);
1581}
1582
1583static int nvme_enable_ctrl(struct nvme_dev *dev, u64 cap)
1584{
01079522
DM		 1585 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1586 dev->ctrl_config |= NVME_CC_ENABLE;
1587 writel(dev->ctrl_config, &dev->bar->cc);
1588
ba47e386
MW		 1589 return nvme_wait_ready(dev, cap, true);
1590}
1591
1894d8f1
KB		 1592static int nvme_shutdown_ctrl(struct nvme_dev *dev)
1593{
1594 unsigned long timeout;
1894d8f1 1595
01079522
DM		 1596 dev->ctrl_config &= ~NVME_CC_SHN_MASK;
1597 dev->ctrl_config |= NVME_CC_SHN_NORMAL;
1598
1599 writel(dev->ctrl_config, &dev->bar->cc);
1894d8f1 1600
2484f407 1601 timeout = SHUTDOWN_TIMEOUT + jiffies;
1894d8f1
KB		 1602 while ((readl(&dev->bar->csts) & NVME_CSTS_SHST_MASK) !=
1603 NVME_CSTS_SHST_CMPLT) {
1604 msleep(100);
1605 if (fatal_signal_pending(current))
1606 return -EINTR;
1607 if (time_after(jiffies, timeout)) {
e75ec752 1608 dev_err(dev->dev,
1894d8f1
KB		 1609 "Device shutdown incomplete; abort shutdown\n");
1610 return -ENODEV;
1611 }
1612 }
1613
1614 return 0;
1615}
1616
a4aea562 1617static struct blk_mq_ops nvme_mq_admin_ops = {
d29ec824 1618 .queue_rq = nvme_queue_rq,
a4aea562
MB		 1619 .map_queue = blk_mq_map_queue,
1620 .init_hctx = nvme_admin_init_hctx,
4af0e21c 1621 .exit_hctx = nvme_admin_exit_hctx,
a4aea562
MB		 1622 .init_request = nvme_admin_init_request,
1623 .timeout = nvme_timeout,
1624};
1625
1626static struct blk_mq_ops nvme_mq_ops = {
1627 .queue_rq = nvme_queue_rq,
1628 .map_queue = blk_mq_map_queue,
1629 .init_hctx = nvme_init_hctx,
1630 .init_request = nvme_init_request,
1631 .timeout = nvme_timeout,
1632};
1633
ea191d2f
KB		 1634static void nvme_dev_remove_admin(struct nvme_dev *dev)
1635{
1636 if (dev->admin_q && !blk_queue_dying(dev->admin_q)) {
1637 blk_cleanup_queue(dev->admin_q);
1638 blk_mq_free_tag_set(&dev->admin_tagset);
1639 }
1640}
1641
a4aea562
MB		 1642static int nvme_alloc_admin_tags(struct nvme_dev *dev)
1643{
1644 if (!dev->admin_q) {
1645 dev->admin_tagset.ops = &nvme_mq_admin_ops;
1646 dev->admin_tagset.nr_hw_queues = 1;
1647 dev->admin_tagset.queue_depth = NVME_AQ_DEPTH - 1;
1efccc9d 1648 dev->admin_tagset.reserved_tags = 1;
a4aea562 1649 dev->admin_tagset.timeout = ADMIN_TIMEOUT;
e75ec752 1650 dev->admin_tagset.numa_node = dev_to_node(dev->dev);
ac3dd5bd 1651 dev->admin_tagset.cmd_size = nvme_cmd_size(dev);
a4aea562
MB		 1652 dev->admin_tagset.driver_data = dev;
1653
1654 if (blk_mq_alloc_tag_set(&dev->admin_tagset))
1655 return -ENOMEM;
1656
1657 dev->admin_q = blk_mq_init_queue(&dev->admin_tagset);
35b489d3 1658 if (IS_ERR(dev->admin_q)) {
a4aea562
MB		 1659 blk_mq_free_tag_set(&dev->admin_tagset);
1660 return -ENOMEM;
1661 }
ea191d2f
KB		 1662 if (!blk_get_queue(dev->admin_q)) {
1663 nvme_dev_remove_admin(dev);
4af0e21c 1664 dev->admin_q = NULL;
ea191d2f
KB		 1665 return -ENODEV;
1666 }
0fb59cbc
KB		 1667 } else
1668 blk_mq_unfreeze_queue(dev->admin_q);
a4aea562
MB		 1669
1670 return 0;
1671}
1672
8d85fce7 1673static int nvme_configure_admin_queue(struct nvme_dev *dev)
b60503ba 1674{
ba47e386 1675 int result;
b60503ba 1676 u32 aqa;
ba47e386 1677 u64 cap = readq(&dev->bar->cap);
b60503ba 1678 struct nvme_queue *nvmeq;
1d090624
KB		 1679 unsigned page_shift = PAGE_SHIFT;
1680 unsigned dev_page_min = NVME_CAP_MPSMIN(cap) + 12;
1681 unsigned dev_page_max = NVME_CAP_MPSMAX(cap) + 12;
1682
1683 if (page_shift < dev_page_min) {
e75ec752 1684 dev_err(dev->dev,
1d090624
KB		 1685 "Minimum device page size (%u) too large for "
1686 "host (%u)\n", 1 << dev_page_min,
1687 1 << page_shift);
1688 return -ENODEV;
1689 }
1690 if (page_shift > dev_page_max) {
e75ec752 1691 dev_info(dev->dev,
1d090624
KB		 1692 "Device maximum page size (%u) smaller than "
1693 "host (%u); enabling work-around\n",
1694 1 << dev_page_max, 1 << page_shift);
1695 page_shift = dev_page_max;
1696 }
b60503ba 1697
ba47e386
MW		 1698 result = nvme_disable_ctrl(dev, cap);
1699 if (result < 0)
1700 return result;
b60503ba 1701
a4aea562 1702 nvmeq = dev->queues[0];
cd638946 1703 if (!nvmeq) {
2b25d981 1704 nvmeq = nvme_alloc_queue(dev, 0, NVME_AQ_DEPTH);
cd638946
KB		 1705 if (!nvmeq)
1706 return -ENOMEM;
cd638946 1707 }
b60503ba
MW		 1708
1709 aqa = nvmeq->q_depth - 1;
1710 aqa |= aqa << 16;
1711
1d090624
KB		 1712 dev->page_size = 1 << page_shift;
1713
01079522 1714 dev->ctrl_config = NVME_CC_CSS_NVM;
1d090624 1715 dev->ctrl_config |= (page_shift - 12) << NVME_CC_MPS_SHIFT;
b60503ba 1716 dev->ctrl_config |= NVME_CC_ARB_RR | NVME_CC_SHN_NONE;
7f53f9d2 1717 dev->ctrl_config |= NVME_CC_IOSQES | NVME_CC_IOCQES;
b60503ba
MW		 1718
1719 writel(aqa, &dev->bar->aqa);
1720 writeq(nvmeq->sq_dma_addr, &dev->bar->asq);
1721 writeq(nvmeq->cq_dma_addr, &dev->bar->acq);
b60503ba 1722
ba47e386 1723 result = nvme_enable_ctrl(dev, cap);
025c557a 1724 if (result)
a4aea562
MB		 1725 goto free_nvmeq;
1726
2b25d981 1727 nvmeq->cq_vector = 0;
3193f07b 1728 result = queue_request_irq(dev, nvmeq, nvmeq->irqname);
025c557a 1729 if (result)
0fb59cbc 1730 goto free_nvmeq;
025c557a 1731
b60503ba 1732 return result;
a4aea562 1733
a4aea562
MB		 1734 free_nvmeq:
1735 nvme_free_queues(dev, 0);
1736 return result;
b60503ba
MW		 1737}
1738
a53295b6
MW		 1739static int nvme_submit_io(struct nvme_ns *ns, struct nvme_user_io __user *uio)
1740{
1741 struct nvme_dev *dev = ns->dev;
a53295b6
MW		 1742 struct nvme_user_io io;
1743 struct nvme_command c;
d29ec824 1744 unsigned length, meta_len;
a67a9513 1745 int status, write;
a67a9513
KB		 1746 dma_addr_t meta_dma = 0;
1747 void *meta = NULL;
fec558b5 1748 void __user *metadata;
a53295b6
MW		 1749
1750 if (copy_from_user(&io, uio, sizeof(io)))
1751 return -EFAULT;
6c7d4945
MW		 1752
1753 switch (io.opcode) {
1754 case nvme_cmd_write:
1755 case nvme_cmd_read:
6bbf1acd 1756 case nvme_cmd_compare:
6413214c 1757 break;
6c7d4945 1758 default:
6bbf1acd 1759 return -EINVAL;
6c7d4945
MW		 1760 }
1761
d29ec824
CH		 1762 length = (io.nblocks + 1) << ns->lba_shift;
1763 meta_len = (io.nblocks + 1) * ns->ms;
6a398a3e 1764 metadata = (void __user *)(unsigned long)io.metadata;
d29ec824 1765 write = io.opcode & 1;
a53295b6 1766
71feb364
KB		 1767 if (ns->ext) {
1768 length += meta_len;
1769 meta_len = 0;
a67a9513
KB		 1770 }
1771 if (meta_len) {
d29ec824
CH		 1772 if (((io.metadata & 3) || !io.metadata) && !ns->ext)
1773 return -EINVAL;
1774
e75ec752 1775 meta = dma_alloc_coherent(dev->dev, meta_len,
a67a9513 1776 &meta_dma, GFP_KERNEL);
fec558b5 1777
a67a9513
KB		 1778 if (!meta) {
1779 status = -ENOMEM;
1780 goto unmap;
1781 }
1782 if (write) {
fec558b5 1783 if (copy_from_user(meta, metadata, meta_len)) {
a67a9513
KB		 1784 status = -EFAULT;
1785 goto unmap;
1786 }
1787 }
1788 }
1789
a53295b6
MW		 1790 memset(&c, 0, sizeof(c));
1791 c.rw.opcode = io.opcode;
1792 c.rw.flags = io.flags;
6c7d4945 1793 c.rw.nsid = cpu_to_le32(ns->ns_id);
a53295b6 1794 c.rw.slba = cpu_to_le64(io.slba);
6c7d4945 1795 c.rw.length = cpu_to_le16(io.nblocks);
a53295b6 1796 c.rw.control = cpu_to_le16(io.control);
1c9b5265
MW		 1797 c.rw.dsmgmt = cpu_to_le32(io.dsmgmt);
1798 c.rw.reftag = cpu_to_le32(io.reftag);
1799 c.rw.apptag = cpu_to_le16(io.apptag);
1800 c.rw.appmask = cpu_to_le16(io.appmask);
a67a9513 1801 c.rw.metadata = cpu_to_le64(meta_dma);
d29ec824
CH		 1802
1803 status = __nvme_submit_sync_cmd(ns->queue, &c, NULL,
1804 (void __user *)io.addr, length, NULL, 0);
f410c680 1805 unmap:
a67a9513
KB		 1806 if (meta) {
1807 if (status == NVME_SC_SUCCESS && !write) {
fec558b5 1808 if (copy_to_user(metadata, meta, meta_len))
a67a9513
KB		 1809 status = -EFAULT;
1810 }
e75ec752 1811 dma_free_coherent(dev->dev, meta_len, meta, meta_dma);
f410c680 1812 }
a53295b6
MW		 1813 return status;
1814}
1815
a4aea562
MB		 1816static int nvme_user_cmd(struct nvme_dev *dev, struct nvme_ns *ns,
1817 struct nvme_passthru_cmd __user *ucmd)
6ee44cdc 1818{
7963e521 1819 struct nvme_passthru_cmd cmd;
6ee44cdc 1820 struct nvme_command c;
d29ec824
CH		 1821 unsigned timeout = 0;
1822 int status;
6ee44cdc 1823
6bbf1acd
MW		 1824 if (!capable(CAP_SYS_ADMIN))
1825 return -EACCES;
1826 if (copy_from_user(&cmd, ucmd, sizeof(cmd)))
6ee44cdc 1827 return -EFAULT;
6ee44cdc
MW		 1828
1829 memset(&c, 0, sizeof(c));
6bbf1acd
MW		 1830 c.common.opcode = cmd.opcode;
1831 c.common.flags = cmd.flags;
1832 c.common.nsid = cpu_to_le32(cmd.nsid);
1833 c.common.cdw2[0] = cpu_to_le32(cmd.cdw2);
1834 c.common.cdw2[1] = cpu_to_le32(cmd.cdw3);
1835 c.common.cdw10[0] = cpu_to_le32(cmd.cdw10);
1836 c.common.cdw10[1] = cpu_to_le32(cmd.cdw11);
1837 c.common.cdw10[2] = cpu_to_le32(cmd.cdw12);
1838 c.common.cdw10[3] = cpu_to_le32(cmd.cdw13);
1839 c.common.cdw10[4] = cpu_to_le32(cmd.cdw14);
1840 c.common.cdw10[5] = cpu_to_le32(cmd.cdw15);
1841
d29ec824
CH		 1842 if (cmd.timeout_ms)
1843 timeout = msecs_to_jiffies(cmd.timeout_ms);
eca18b23 1844
f705f837 1845 status = __nvme_submit_sync_cmd(ns ? ns->queue : dev->admin_q, &c,
d29ec824
CH		 1846 NULL, (void __user *)cmd.addr, cmd.data_len,
1847 &cmd.result, timeout);
1848 if (status >= 0) {
1849 if (put_user(cmd.result, &ucmd->result))
1850 return -EFAULT;
6bbf1acd 1851 }
f4f117f6 1852
6ee44cdc
MW		 1853 return status;
1854}
1855
b60503ba
MW		 1856static int nvme_ioctl(struct block_device *bdev, fmode_t mode, unsigned int cmd,
1857 unsigned long arg)
1858{
1859 struct nvme_ns *ns = bdev->bd_disk->private_data;
1860
1861 switch (cmd) {
6bbf1acd 1862 case NVME_IOCTL_ID:
c3bfe717 1863 force_successful_syscall_return();
6bbf1acd
MW		 1864 return ns->ns_id;
1865 case NVME_IOCTL_ADMIN_CMD:
a4aea562 1866 return nvme_user_cmd(ns->dev, NULL, (void __user *)arg);
7963e521 1867 case NVME_IOCTL_IO_CMD:
a4aea562 1868 return nvme_user_cmd(ns->dev, ns, (void __user *)arg);
a53295b6
MW		 1869 case NVME_IOCTL_SUBMIT_IO:
1870 return nvme_submit_io(ns, (void __user *)arg);
5d0f6131
VV		 1871 case SG_GET_VERSION_NUM:
1872 return nvme_sg_get_version_num((void __user *)arg);
1873 case SG_IO:
1874 return nvme_sg_io(ns, (void __user *)arg);
b60503ba
MW		 1875 default:
1876 return -ENOTTY;
1877 }
1878}
1879
320a3827
KB		 1880#ifdef CONFIG_COMPAT
1881static int nvme_compat_ioctl(struct block_device *bdev, fmode_t mode,
1882 unsigned int cmd, unsigned long arg)
1883{
320a3827
KB		 1884 switch (cmd) {
1885 case SG_IO:
e179729a 1886 return -ENOIOCTLCMD;
320a3827
KB		 1887 }
1888 return nvme_ioctl(bdev, mode, cmd, arg);
1889}
1890#else
1891#define nvme_compat_ioctl NULL
1892#endif
1893
9ac27090
KB		 1894static int nvme_open(struct block_device *bdev, fmode_t mode)
1895{
9e60352c
KB		 1896 int ret = 0;
1897 struct nvme_ns *ns;
9ac27090 1898
9e60352c
KB		 1899 spin_lock(&dev_list_lock);
1900 ns = bdev->bd_disk->private_data;
1901 if (!ns)
1902 ret = -ENXIO;
1903 else if (!kref_get_unless_zero(&ns->dev->kref))
1904 ret = -ENXIO;
1905 spin_unlock(&dev_list_lock);
1906
1907 return ret;
9ac27090
KB		 1908}
1909
1910static void nvme_free_dev(struct kref *kref);
1911
1912static void nvme_release(struct gendisk *disk, fmode_t mode)
1913{
1914 struct nvme_ns *ns = disk->private_data;
1915 struct nvme_dev *dev = ns->dev;
1916
1917 kref_put(&dev->kref, nvme_free_dev);
1918}
1919
4cc09e2d
KB		 1920static int nvme_getgeo(struct block_device *bd, struct hd_geometry *geo)
1921{
1922 /* some standard values */
1923 geo->heads = 1 << 6;
1924 geo->sectors = 1 << 5;
1925 geo->cylinders = get_capacity(bd->bd_disk) >> 11;
1926 return 0;
1927}
1928
e1e5e564
KB		 1929static void nvme_config_discard(struct nvme_ns *ns)
1930{
1931 u32 logical_block_size = queue_logical_block_size(ns->queue);
1932 ns->queue->limits.discard_zeroes_data = 0;
1933 ns->queue->limits.discard_alignment = logical_block_size;
1934 ns->queue->limits.discard_granularity = logical_block_size;
1935 ns->queue->limits.max_discard_sectors = 0xffffffff;
1936 queue_flag_set_unlocked(QUEUE_FLAG_DISCARD, ns->queue);
1937}
1938
1b9dbf7f
KB		 1939static int nvme_revalidate_disk(struct gendisk *disk)
1940{
1941 struct nvme_ns *ns = disk->private_data;
1942 struct nvme_dev *dev = ns->dev;
1943 struct nvme_id_ns *id;
a67a9513
KB		 1944 u8 lbaf, pi_type;
1945 u16 old_ms;
e1e5e564 1946 unsigned short bs;
1b9dbf7f 1947
d29ec824 1948 if (nvme_identify_ns(dev, ns->ns_id, &id)) {
a5768aa8
KB		 1949 dev_warn(dev->dev, "%s: Identify failure nvme%dn%d\n", __func__,
1950 dev->instance, ns->ns_id);
1951 return -ENODEV;
1b9dbf7f 1952 }
a5768aa8
KB		 1953 if (id->ncap == 0) {
1954 kfree(id);
1955 return -ENODEV;
e1e5e564 1956 }
1b9dbf7f 1957
e1e5e564
KB		 1958 old_ms = ns->ms;
1959 lbaf = id->flbas & NVME_NS_FLBAS_LBA_MASK;
1b9dbf7f 1960 ns->lba_shift = id->lbaf[lbaf].ds;
e1e5e564 1961 ns->ms = le16_to_cpu(id->lbaf[lbaf].ms);
a67a9513 1962 ns->ext = ns->ms && (id->flbas & NVME_NS_FLBAS_META_EXT);
e1e5e564
KB		 1963
1964 /*
1965 * If identify namespace failed, use default 512 byte block size so
1966 * block layer can use before failing read/write for 0 capacity.
1967 */
1968 if (ns->lba_shift == 0)
1969 ns->lba_shift = 9;
1970 bs = 1 << ns->lba_shift;
1971
1972 /* XXX: PI implementation requires metadata equal t10 pi tuple size */
1973 pi_type = ns->ms == sizeof(struct t10_pi_tuple) ?
1974 id->dps & NVME_NS_DPS_PI_MASK : 0;
1975
52b68d7e
KB		 1976 if (blk_get_integrity(disk) && (ns->pi_type != pi_type ||
1977 ns->ms != old_ms ||
e1e5e564 1978 bs != queue_logical_block_size(disk->queue) ||
a67a9513 1979 (ns->ms && ns->ext)))
e1e5e564
KB		 1980 blk_integrity_unregister(disk);
1981
1982 ns->pi_type = pi_type;
1983 blk_queue_logical_block_size(ns->queue, bs);
1984
52b68d7e 1985 if (ns->ms && !blk_get_integrity(disk) && (disk->flags & GENHD_FL_UP) &&
a67a9513 1986 !ns->ext)
e1e5e564
KB		 1987 nvme_init_integrity(ns);
1988
a5768aa8 1989 if (ns->ms && !blk_get_integrity(disk))
e1e5e564
KB		 1990 set_capacity(disk, 0);
1991 else
1992 set_capacity(disk, le64_to_cpup(&id->nsze) << (ns->lba_shift - 9));
1993
1994 if (dev->oncs & NVME_CTRL_ONCS_DSM)
1995 nvme_config_discard(ns);
1b9dbf7f 1996
d29ec824 1997 kfree(id);
1b9dbf7f
KB		 1998 return 0;
1999}
2000
b60503ba
MW		 2001static const struct block_device_operations nvme_fops = {
2002 .owner = THIS_MODULE,
2003 .ioctl = nvme_ioctl,
320a3827 2004 .compat_ioctl = nvme_compat_ioctl,
9ac27090
KB		 2005 .open = nvme_open,
2006 .release = nvme_release,
4cc09e2d 2007 .getgeo = nvme_getgeo,
1b9dbf7f 2008 .revalidate_disk= nvme_revalidate_disk,
b60503ba
MW		 2009};
2010
1fa6aead
MW		 2011static int nvme_kthread(void *data)
2012{
d4b4ff8e 2013 struct nvme_dev *dev, *next;
1fa6aead
MW		 2014
2015 while (!kthread_should_stop()) {
564a232c 2016 set_current_state(TASK_INTERRUPTIBLE);
1fa6aead 2017 spin_lock(&dev_list_lock);
d4b4ff8e 2018 list_for_each_entry_safe(dev, next, &dev_list, node) {
1fa6aead 2019 int i;
07836e65 2020 if (readl(&dev->bar->csts) & NVME_CSTS_CFS) {
d4b4ff8e
KB		 2021 if (work_busy(&dev->reset_work))
2022 continue;
2023 list_del_init(&dev->node);
e75ec752 2024 dev_warn(dev->dev,
a4aea562
MB		 2025 "Failed status: %x, reset controller\n",
2026 readl(&dev->bar->csts));
9ca97374 2027 dev->reset_workfn = nvme_reset_failed_dev;
d4b4ff8e
KB		 2028 queue_work(nvme_workq, &dev->reset_work);
2029 continue;
2030 }
1fa6aead 2031 for (i = 0; i < dev->queue_count; i++) {
a4aea562 2032 struct nvme_queue *nvmeq = dev->queues[i];
740216fc
MW		 2033 if (!nvmeq)
2034 continue;
1fa6aead 2035 spin_lock_irq(&nvmeq->q_lock);
bc57a0f7 2036 nvme_process_cq(nvmeq);
6fccf938
KB		 2037
2038 while ((i == 0) && (dev->event_limit > 0)) {
a4aea562 2039 if (nvme_submit_async_admin_req(dev))
6fccf938
KB		 2040 break;
2041 dev->event_limit--;
2042 }
1fa6aead
MW		 2043 spin_unlock_irq(&nvmeq->q_lock);
2044 }
2045 }
2046 spin_unlock(&dev_list_lock);
acb7aa0d 2047 schedule_timeout(round_jiffies_relative(HZ));
1fa6aead
MW		 2048 }
2049 return 0;
2050}
2051
e1e5e564 2052static void nvme_alloc_ns(struct nvme_dev *dev, unsigned nsid)
b60503ba
MW		 2053{
2054 struct nvme_ns *ns;
2055 struct gendisk *disk;
e75ec752 2056 int node = dev_to_node(dev->dev);
b60503ba 2057
a4aea562 2058 ns = kzalloc_node(sizeof(*ns), GFP_KERNEL, node);
b60503ba 2059 if (!ns)
e1e5e564
KB		 2060 return;
2061
a4aea562 2062 ns->queue = blk_mq_init_queue(&dev->tagset);
9f173b33 2063 if (IS_ERR(ns->queue))
b60503ba 2064 goto out_free_ns;
4eeb9215
MW		 2065 queue_flag_set_unlocked(QUEUE_FLAG_NOMERGES, ns->queue);
2066 queue_flag_set_unlocked(QUEUE_FLAG_NONROT, ns->queue);
a4aea562 2067 queue_flag_set_unlocked(QUEUE_FLAG_SG_GAPS, ns->queue);
b60503ba
MW		 2068 ns->dev = dev;
2069 ns->queue->queuedata = ns;
2070
a4aea562 2071 disk = alloc_disk_node(0, node);
b60503ba
MW		 2072 if (!disk)
2073 goto out_free_queue;
a4aea562 2074
5aff9382 2075 ns->ns_id = nsid;
b60503ba 2076 ns->disk = disk;
e1e5e564
KB		 2077 ns->lba_shift = 9; /* set to a default value for 512 until disk is validated */
2078 list_add_tail(&ns->list, &dev->namespaces);
2079
e9ef4636 2080 blk_queue_logical_block_size(ns->queue, 1 << ns->lba_shift);
8fc23e03
KB		 2081 if (dev->max_hw_sectors)
2082 blk_queue_max_hw_sectors(ns->queue, dev->max_hw_sectors);
a4aea562
MB		 2083 if (dev->stripe_size)
2084 blk_queue_chunk_sectors(ns->queue, dev->stripe_size >> 9);
a7d2ce28
KB		 2085 if (dev->vwc & NVME_CTRL_VWC_PRESENT)
2086 blk_queue_flush(ns->queue, REQ_FLUSH | REQ_FUA);
b60503ba
MW		 2087
2088 disk->major = nvme_major;
469071a3 2089 disk->first_minor = 0;
b60503ba
MW		 2090 disk->fops = &nvme_fops;
2091 disk->private_data = ns;
2092 disk->queue = ns->queue;
b3fffdef 2093 disk->driverfs_dev = dev->device;
469071a3 2094 disk->flags = GENHD_FL_EXT_DEVT;
5aff9382 2095 sprintf(disk->disk_name, "nvme%dn%d", dev->instance, nsid);
b60503ba 2096
e1e5e564
KB		 2097 /*
2098 * Initialize capacity to 0 until we establish the namespace format and
2099 * setup integrity extentions if necessary. The revalidate_disk after
2100 * add_disk allows the driver to register with integrity if the format
2101 * requires it.
2102 */
2103 set_capacity(disk, 0);
a5768aa8
KB		 2104 if (nvme_revalidate_disk(ns->disk))
2105 goto out_free_disk;
2106
e1e5e564
KB		 2107 add_disk(ns->disk);
2108 if (ns->ms)
2109 revalidate_disk(ns->disk);
2110 return;
a5768aa8
KB		 2111 out_free_disk:
2112 kfree(disk);
2113 list_del(&ns->list);
b60503ba
MW		 2114 out_free_queue:
2115 blk_cleanup_queue(ns->queue);
2116 out_free_ns:
2117 kfree(ns);
b60503ba
MW		 2118}
2119
42f61420
KB		 2120static void nvme_create_io_queues(struct nvme_dev *dev)
2121{
a4aea562 2122 unsigned i;
42f61420 2123
a4aea562 2124 for (i = dev->queue_count; i <= dev->max_qid; i++)
2b25d981 2125 if (!nvme_alloc_queue(dev, i, dev->q_depth))
42f61420
KB		 2126 break;
2127
a4aea562
MB		 2128 for (i = dev->online_queues; i <= dev->queue_count - 1; i++)
2129 if (nvme_create_queue(dev->queues[i], i))
42f61420
KB		 2130 break;
2131}
2132
b3b06812 2133static int set_queue_count(struct nvme_dev *dev, int count)
b60503ba
MW		 2134{
2135 int status;
2136 u32 result;
b3b06812 2137 u32 q_count = (count - 1) | ((count - 1) << 16);
b60503ba 2138
df348139 2139 status = nvme_set_features(dev, NVME_FEAT_NUM_QUEUES, q_count, 0,
bc5fc7e4 2140 &result);
27e8166c
MW		 2141 if (status < 0)
2142 return status;
2143 if (status > 0) {
e75ec752 2144 dev_err(dev->dev, "Could not set queue count (%d)\n", status);
badc34d4 2145 return 0;
27e8166c 2146 }
b60503ba
MW		 2147 return min(result & 0xffff, result >> 16) + 1;
2148}
2149
9d713c2b
KB		 2150static size_t db_bar_size(struct nvme_dev *dev, unsigned nr_io_queues)
2151{
b80d5ccc 2152 return 4096 + ((nr_io_queues + 1) * 8 * dev->db_stride);
9d713c2b
KB		 2153}
2154
8d85fce7 2155static int nvme_setup_io_queues(struct nvme_dev *dev)
b60503ba 2156{
a4aea562 2157 struct nvme_queue *adminq = dev->queues[0];
e75ec752 2158 struct pci_dev *pdev = to_pci_dev(dev->dev);
42f61420 2159 int result, i, vecs, nr_io_queues, size;
b60503ba 2160
42f61420 2161 nr_io_queues = num_possible_cpus();
b348b7d5 2162 result = set_queue_count(dev, nr_io_queues);
badc34d4 2163 if (result <= 0)
1b23484b 2164 return result;
b348b7d5
MW		 2165 if (result < nr_io_queues)
2166 nr_io_queues = result;
b60503ba 2167
9d713c2b
KB		 2168 size = db_bar_size(dev, nr_io_queues);
2169 if (size > 8192) {
f1938f6e 2170 iounmap(dev->bar);
9d713c2b
KB		 2171 do {
2172 dev->bar = ioremap(pci_resource_start(pdev, 0), size);
2173 if (dev->bar)
2174 break;
2175 if (!--nr_io_queues)
2176 return -ENOMEM;
2177 size = db_bar_size(dev, nr_io_queues);
2178 } while (1);
f1938f6e 2179 dev->dbs = ((void __iomem *)dev->bar) + 4096;
5a92e700 2180 adminq->q_db = dev->dbs;
f1938f6e
MW		 2181 }
2182
9d713c2b 2183 /* Deregister the admin queue's interrupt */
3193f07b 2184 free_irq(dev->entry[0].vector, adminq);
9d713c2b 2185
e32efbfc
JA		 2186 /*
2187 * If we enable msix early due to not intx, disable it again before
2188 * setting up the full range we need.
2189 */
2190 if (!pdev->irq)
2191 pci_disable_msix(pdev);
2192
be577fab 2193 for (i = 0; i < nr_io_queues; i++)
1b23484b 2194 dev->entry[i].entry = i;
be577fab
AG		 2195 vecs = pci_enable_msix_range(pdev, dev->entry, 1, nr_io_queues);
2196 if (vecs < 0) {
2197 vecs = pci_enable_msi_range(pdev, 1, min(nr_io_queues, 32));
2198 if (vecs < 0) {
2199 vecs = 1;
2200 } else {
2201 for (i = 0; i < vecs; i++)
2202 dev->entry[i].vector = i + pdev->irq;
fa08a396
RRG		 2203 }
2204 }
2205
063a8096
MW		 2206 /*
2207 * Should investigate if there's a performance win from allocating
2208 * more queues than interrupt vectors; it might allow the submission
2209 * path to scale better, even if the receive path is limited by the
2210 * number of interrupts.
2211 */
2212 nr_io_queues = vecs;
42f61420 2213 dev->max_qid = nr_io_queues;
063a8096 2214
3193f07b 2215 result = queue_request_irq(dev, adminq, adminq->irqname);
a4aea562 2216 if (result)
22404274 2217 goto free_queues;
1b23484b 2218
cd638946 2219 /* Free previously allocated queues that are no longer usable */
42f61420 2220 nvme_free_queues(dev, nr_io_queues + 1);
a4aea562 2221 nvme_create_io_queues(dev);
9ecdc946 2222
22404274 2223 return 0;
b60503ba 2224
22404274 2225 free_queues:
a1a5ef99 2226 nvme_free_queues(dev, 1);
22404274 2227 return result;
b60503ba
MW		 2228}
2229
a5768aa8
KB		 2230static void nvme_free_namespace(struct nvme_ns *ns)
2231{
2232 list_del(&ns->list);
2233
2234 spin_lock(&dev_list_lock);
2235 ns->disk->private_data = NULL;
2236 spin_unlock(&dev_list_lock);
2237
2238 put_disk(ns->disk);
2239 kfree(ns);
2240}
2241
2242static int ns_cmp(void *priv, struct list_head *a, struct list_head *b)
2243{
2244 struct nvme_ns *nsa = container_of(a, struct nvme_ns, list);
2245 struct nvme_ns *nsb = container_of(b, struct nvme_ns, list);
2246
2247 return nsa->ns_id - nsb->ns_id;
2248}
2249
2250static struct nvme_ns *nvme_find_ns(struct nvme_dev *dev, unsigned nsid)
2251{
2252 struct nvme_ns *ns;
2253
2254 list_for_each_entry(ns, &dev->namespaces, list) {
2255 if (ns->ns_id == nsid)
2256 return ns;
2257 if (ns->ns_id > nsid)
2258 break;
2259 }
2260 return NULL;
2261}
2262
2263static inline bool nvme_io_incapable(struct nvme_dev *dev)
2264{
2265 return (!dev->bar || readl(&dev->bar->csts) & NVME_CSTS_CFS ||
2266 dev->online_queues < 2);
2267}
2268
2269static void nvme_ns_remove(struct nvme_ns *ns)
2270{
2271 bool kill = nvme_io_incapable(ns->dev) && !blk_queue_dying(ns->queue);
2272
2273 if (kill)
2274 blk_set_queue_dying(ns->queue);
2275 if (ns->disk->flags & GENHD_FL_UP) {
2276 if (blk_get_integrity(ns->disk))
2277 blk_integrity_unregister(ns->disk);
2278 del_gendisk(ns->disk);
2279 }
2280 if (kill || !blk_queue_dying(ns->queue)) {
2281 blk_mq_abort_requeue_list(ns->queue);
2282 blk_cleanup_queue(ns->queue);
2283 }
2284}
2285
2286static void nvme_scan_namespaces(struct nvme_dev *dev, unsigned nn)
2287{
2288 struct nvme_ns *ns, *next;
2289 unsigned i;
2290
2291 for (i = 1; i <= nn; i++) {
2292 ns = nvme_find_ns(dev, i);
2293 if (ns) {
2294 if (revalidate_disk(ns->disk)) {
2295 nvme_ns_remove(ns);
2296 nvme_free_namespace(ns);
2297 }
2298 } else
2299 nvme_alloc_ns(dev, i);
2300 }
2301 list_for_each_entry_safe(ns, next, &dev->namespaces, list) {
2302 if (ns->ns_id > nn) {
2303 nvme_ns_remove(ns);
2304 nvme_free_namespace(ns);
2305 }
2306 }
2307 list_sort(NULL, &dev->namespaces, ns_cmp);
2308}
2309
2310static void nvme_dev_scan(struct work_struct *work)
2311{
2312 struct nvme_dev *dev = container_of(work, struct nvme_dev, scan_work);
2313 struct nvme_id_ctrl *ctrl;
2314
2315 if (!dev->tagset.tags)
2316 return;
2317 if (nvme_identify_ctrl(dev, &ctrl))
2318 return;
2319 nvme_scan_namespaces(dev, le32_to_cpup(&ctrl->nn));
2320 kfree(ctrl);
2321}
2322
422ef0c7
MW		 2323/*
2324 * Return: error value if an error occurred setting up the queues or calling
2325 * Identify Device. 0 if these succeeded, even if adding some of the
2326 * namespaces failed. At the moment, these failures are silent. TBD which
2327 * failures should be reported.
2328 */
8d85fce7 2329static int nvme_dev_add(struct nvme_dev *dev)
b60503ba 2330{
e75ec752 2331 struct pci_dev *pdev = to_pci_dev(dev->dev);
c3bfe717 2332 int res;
a5768aa8 2333 unsigned nn;
51814232 2334 struct nvme_id_ctrl *ctrl;
159b67d7 2335 int shift = NVME_CAP_MPSMIN(readq(&dev->bar->cap)) + 12;
b60503ba 2336
d29ec824 2337 res = nvme_identify_ctrl(dev, &ctrl);
b60503ba 2338 if (res) {
e75ec752 2339 dev_err(dev->dev, "Identify Controller failed (%d)\n", res);
e1e5e564 2340 return -EIO;
b60503ba
MW		 2341 }
2342
51814232 2343 nn = le32_to_cpup(&ctrl->nn);
0e5e4f0e 2344 dev->oncs = le16_to_cpup(&ctrl->oncs);
c30341dc 2345 dev->abort_limit = ctrl->acl + 1;
a7d2ce28 2346 dev->vwc = ctrl->vwc;
51814232
MW		 2347 memcpy(dev->serial, ctrl->sn, sizeof(ctrl->sn));
2348 memcpy(dev->model, ctrl->mn, sizeof(ctrl->mn));
2349 memcpy(dev->firmware_rev, ctrl->fr, sizeof(ctrl->fr));
159b67d7 2350 if (ctrl->mdts)
8fc23e03 2351 dev->max_hw_sectors = 1 << (ctrl->mdts + shift - 9);
68608c26 2352 if ((pdev->vendor == PCI_VENDOR_ID_INTEL) &&
a4aea562
MB		 2353 (pdev->device == 0x0953) && ctrl->vs[3]) {
2354 unsigned int max_hw_sectors;
2355
159b67d7 2356 dev->stripe_size = 1 << (ctrl->vs[3] + shift);
a4aea562
MB		 2357 max_hw_sectors = dev->stripe_size >> (shift - 9);
2358 if (dev->max_hw_sectors) {
2359 dev->max_hw_sectors = min(max_hw_sectors,
2360 dev->max_hw_sectors);
2361 } else
2362 dev->max_hw_sectors = max_hw_sectors;
2363 }
d29ec824 2364 kfree(ctrl);
a4aea562 2365
ffe7704d
KB		 2366 if (!dev->tagset.tags) {
2367 dev->tagset.ops = &nvme_mq_ops;
2368 dev->tagset.nr_hw_queues = dev->online_queues - 1;
2369 dev->tagset.timeout = NVME_IO_TIMEOUT;
2370 dev->tagset.numa_node = dev_to_node(dev->dev);
2371 dev->tagset.queue_depth =
a4aea562 2372 min_t(int, dev->q_depth, BLK_MQ_MAX_DEPTH) - 1;
ffe7704d
KB		 2373 dev->tagset.cmd_size = nvme_cmd_size(dev);
2374 dev->tagset.flags = BLK_MQ_F_SHOULD_MERGE;
2375 dev->tagset.driver_data = dev;
b60503ba 2376
ffe7704d
KB		 2377 if (blk_mq_alloc_tag_set(&dev->tagset))
2378 return 0;
2379 }
a5768aa8 2380 schedule_work(&dev->scan_work);
e1e5e564 2381 return 0;
b60503ba
MW		 2382}
2383
0877cb0d
KB		 2384static int nvme_dev_map(struct nvme_dev *dev)
2385{
42f61420 2386 u64 cap;
0877cb0d 2387 int bars, result = -ENOMEM;
e75ec752 2388 struct pci_dev *pdev = to_pci_dev(dev->dev);
0877cb0d
KB		 2389
2390 if (pci_enable_device_mem(pdev))
2391 return result;
2392
2393 dev->entry[0].vector = pdev->irq;
2394 pci_set_master(pdev);
2395 bars = pci_select_bars(pdev, IORESOURCE_MEM);
be7837e8
JA		 2396 if (!bars)
2397 goto disable_pci;
2398
0877cb0d
KB		 2399 if (pci_request_selected_regions(pdev, bars, "nvme"))
2400 goto disable_pci;
2401
e75ec752
CH		 2402 if (dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(64)) &&
2403 dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(32)))
052d0efa 2404 goto disable;
0877cb0d 2405
0877cb0d
KB		 2406 dev->bar = ioremap(pci_resource_start(pdev, 0), 8192);
2407 if (!dev->bar)
2408 goto disable;
e32efbfc 2409
0e53d180
KB		 2410 if (readl(&dev->bar->csts) == -1) {
2411 result = -ENODEV;
2412 goto unmap;
2413 }
e32efbfc
JA		 2414
2415 /*
2416 * Some devices don't advertse INTx interrupts, pre-enable a single
2417 * MSIX vec for setup. We'll adjust this later.
2418 */
2419 if (!pdev->irq) {
2420 result = pci_enable_msix(pdev, dev->entry, 1);
2421 if (result < 0)
2422 goto unmap;
2423 }
2424
42f61420
KB		 2425 cap = readq(&dev->bar->cap);
2426 dev->q_depth = min_t(int, NVME_CAP_MQES(cap) + 1, NVME_Q_DEPTH);
2427 dev->db_stride = 1 << NVME_CAP_STRIDE(cap);
0877cb0d
KB		 2428 dev->dbs = ((void __iomem *)dev->bar) + 4096;
2429
2430 return 0;
2431
0e53d180
KB		 2432 unmap:
2433 iounmap(dev->bar);
2434 dev->bar = NULL;
0877cb0d
KB		 2435 disable:
2436 pci_release_regions(pdev);
2437 disable_pci:
2438 pci_disable_device(pdev);
2439 return result;
2440}
2441
2442static void nvme_dev_unmap(struct nvme_dev *dev)
2443{
e75ec752
CH		 2444 struct pci_dev *pdev = to_pci_dev(dev->dev);
2445
2446 if (pdev->msi_enabled)
2447 pci_disable_msi(pdev);
2448 else if (pdev->msix_enabled)
2449 pci_disable_msix(pdev);
0877cb0d
KB		 2450
2451 if (dev->bar) {
2452 iounmap(dev->bar);
2453 dev->bar = NULL;
e75ec752 2454 pci_release_regions(pdev);
0877cb0d
KB		 2455 }
2456
e75ec752
CH		 2457 if (pci_is_enabled(pdev))
2458 pci_disable_device(pdev);
0877cb0d
KB		 2459}
2460
4d115420
KB		 2461struct nvme_delq_ctx {
2462 struct task_struct *waiter;
2463 struct kthread_worker *worker;
2464 atomic_t refcount;
2465};
2466
2467static void nvme_wait_dq(struct nvme_delq_ctx *dq, struct nvme_dev *dev)
2468{
2469 dq->waiter = current;
2470 mb();
2471
2472 for (;;) {
2473 set_current_state(TASK_KILLABLE);
2474 if (!atomic_read(&dq->refcount))
2475 break;
2476 if (!schedule_timeout(ADMIN_TIMEOUT) ||
2477 fatal_signal_pending(current)) {
0fb59cbc
KB		 2478 /*
2479 * Disable the controller first since we can't trust it
2480 * at this point, but leave the admin queue enabled
2481 * until all queue deletion requests are flushed.
2482 * FIXME: This may take a while if there are more h/w
2483 * queues than admin tags.
2484 */
4d115420 2485 set_current_state(TASK_RUNNING);
4d115420 2486 nvme_disable_ctrl(dev, readq(&dev->bar->cap));
0fb59cbc 2487 nvme_clear_queue(dev->queues[0]);
4d115420 2488 flush_kthread_worker(dq->worker);
0fb59cbc 2489 nvme_disable_queue(dev, 0);
4d115420
KB		 2490 return;
2491 }
2492 }
2493 set_current_state(TASK_RUNNING);
2494}
2495
2496static void nvme_put_dq(struct nvme_delq_ctx *dq)
2497{
2498 atomic_dec(&dq->refcount);
2499 if (dq->waiter)
2500 wake_up_process(dq->waiter);
2501}
2502
2503static struct nvme_delq_ctx *nvme_get_dq(struct nvme_delq_ctx *dq)
2504{
2505 atomic_inc(&dq->refcount);
2506 return dq;
2507}
2508
2509static void nvme_del_queue_end(struct nvme_queue *nvmeq)
2510{
2511 struct nvme_delq_ctx *dq = nvmeq->cmdinfo.ctx;
4d115420
KB		 2512 nvme_put_dq(dq);
2513}
2514
2515static int adapter_async_del_queue(struct nvme_queue *nvmeq, u8 opcode,
2516 kthread_work_func_t fn)
2517{
2518 struct nvme_command c;
2519
2520 memset(&c, 0, sizeof(c));
2521 c.delete_queue.opcode = opcode;
2522 c.delete_queue.qid = cpu_to_le16(nvmeq->qid);
2523
2524 init_kthread_work(&nvmeq->cmdinfo.work, fn);
a4aea562
MB		 2525 return nvme_submit_admin_async_cmd(nvmeq->dev, &c, &nvmeq->cmdinfo,
2526 ADMIN_TIMEOUT);
4d115420
KB		 2527}
2528
2529static void nvme_del_cq_work_handler(struct kthread_work *work)
2530{
2531 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2532 cmdinfo.work);
2533 nvme_del_queue_end(nvmeq);
2534}
2535
2536static int nvme_delete_cq(struct nvme_queue *nvmeq)
2537{
2538 return adapter_async_del_queue(nvmeq, nvme_admin_delete_cq,
2539 nvme_del_cq_work_handler);
2540}
2541
2542static void nvme_del_sq_work_handler(struct kthread_work *work)
2543{
2544 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2545 cmdinfo.work);
2546 int status = nvmeq->cmdinfo.status;
2547
2548 if (!status)
2549 status = nvme_delete_cq(nvmeq);
2550 if (status)
2551 nvme_del_queue_end(nvmeq);
2552}
2553
2554static int nvme_delete_sq(struct nvme_queue *nvmeq)
2555{
2556 return adapter_async_del_queue(nvmeq, nvme_admin_delete_sq,
2557 nvme_del_sq_work_handler);
2558}
2559
2560static void nvme_del_queue_start(struct kthread_work *work)
2561{
2562 struct nvme_queue *nvmeq = container_of(work, struct nvme_queue,
2563 cmdinfo.work);
4d115420
KB		 2564 if (nvme_delete_sq(nvmeq))
2565 nvme_del_queue_end(nvmeq);
2566}
2567
2568static void nvme_disable_io_queues(struct nvme_dev *dev)
2569{
2570 int i;
2571 DEFINE_KTHREAD_WORKER_ONSTACK(worker);
2572 struct nvme_delq_ctx dq;
2573 struct task_struct *kworker_task = kthread_run(kthread_worker_fn,
2574 &worker, "nvme%d", dev->instance);
2575
2576 if (IS_ERR(kworker_task)) {
e75ec752 2577 dev_err(dev->dev,
4d115420
KB		 2578 "Failed to create queue del task\n");
2579 for (i = dev->queue_count - 1; i > 0; i--)
2580 nvme_disable_queue(dev, i);
2581 return;
2582 }
2583
2584 dq.waiter = NULL;
2585 atomic_set(&dq.refcount, 0);
2586 dq.worker = &worker;
2587 for (i = dev->queue_count - 1; i > 0; i--) {
a4aea562 2588 struct nvme_queue *nvmeq = dev->queues[i];
4d115420
KB		 2589
2590 if (nvme_suspend_queue(nvmeq))
2591 continue;
2592 nvmeq->cmdinfo.ctx = nvme_get_dq(&dq);
2593 nvmeq->cmdinfo.worker = dq.worker;
2594 init_kthread_work(&nvmeq->cmdinfo.work, nvme_del_queue_start);
2595 queue_kthread_work(dq.worker, &nvmeq->cmdinfo.work);
2596 }
2597 nvme_wait_dq(&dq, dev);
2598 kthread_stop(kworker_task);
2599}
2600
b9afca3e
DM		 2601/*
2602* Remove the node from the device list and check
2603* for whether or not we need to stop the nvme_thread.
2604*/
2605static void nvme_dev_list_remove(struct nvme_dev *dev)
2606{
2607 struct task_struct *tmp = NULL;
2608
2609 spin_lock(&dev_list_lock);
2610 list_del_init(&dev->node);
2611 if (list_empty(&dev_list) && !IS_ERR_OR_NULL(nvme_thread)) {
2612 tmp = nvme_thread;
2613 nvme_thread = NULL;
2614 }
2615 spin_unlock(&dev_list_lock);
2616
2617 if (tmp)
2618 kthread_stop(tmp);
2619}
2620
c9d3bf88
KB		 2621static void nvme_freeze_queues(struct nvme_dev *dev)
2622{
2623 struct nvme_ns *ns;
2624
2625 list_for_each_entry(ns, &dev->namespaces, list) {
2626 blk_mq_freeze_queue_start(ns->queue);
2627
cddcd72b 2628 spin_lock_irq(ns->queue->queue_lock);
c9d3bf88 2629 queue_flag_set(QUEUE_FLAG_STOPPED, ns->queue);
cddcd72b 2630 spin_unlock_irq(ns->queue->queue_lock);
c9d3bf88
KB		 2631
2632 blk_mq_cancel_requeue_work(ns->queue);
2633 blk_mq_stop_hw_queues(ns->queue);
2634 }
2635}
2636
2637static void nvme_unfreeze_queues(struct nvme_dev *dev)
2638{
2639 struct nvme_ns *ns;
2640
2641 list_for_each_entry(ns, &dev->namespaces, list) {
2642 queue_flag_clear_unlocked(QUEUE_FLAG_STOPPED, ns->queue);
2643 blk_mq_unfreeze_queue(ns->queue);
2644 blk_mq_start_stopped_hw_queues(ns->queue, true);
2645 blk_mq_kick_requeue_list(ns->queue);
2646 }
2647}
2648
f0b50732 2649static void nvme_dev_shutdown(struct nvme_dev *dev)
b60503ba 2650{
22404274 2651 int i;
7c1b2450 2652 u32 csts = -1;
22404274 2653
b9afca3e 2654 nvme_dev_list_remove(dev);
1fa6aead 2655
c9d3bf88
KB		 2656 if (dev->bar) {
2657 nvme_freeze_queues(dev);
7c1b2450 2658 csts = readl(&dev->bar->csts);
c9d3bf88 2659 }
7c1b2450 2660 if (csts & NVME_CSTS_CFS || !(csts & NVME_CSTS_RDY)) {
4d115420 2661 for (i = dev->queue_count - 1; i >= 0; i--) {
a4aea562 2662 struct nvme_queue *nvmeq = dev->queues[i];
4d115420 2663 nvme_suspend_queue(nvmeq);
4d115420
KB		 2664 }
2665 } else {
2666 nvme_disable_io_queues(dev);
1894d8f1 2667 nvme_shutdown_ctrl(dev);
4d115420
KB		 2668 nvme_disable_queue(dev, 0);
2669 }
f0b50732 2670 nvme_dev_unmap(dev);
07836e65
KB		 2671
2672 for (i = dev->queue_count - 1; i >= 0; i--)
2673 nvme_clear_queue(dev->queues[i]);
f0b50732
KB		 2674}
2675
2676static void nvme_dev_remove(struct nvme_dev *dev)
2677{
9ac27090 2678 struct nvme_ns *ns;
f0b50732 2679
a5768aa8
KB		 2680 list_for_each_entry(ns, &dev->namespaces, list)
2681 nvme_ns_remove(ns);
b60503ba
MW		 2682}
2683
091b6092
MW		 2684static int nvme_setup_prp_pools(struct nvme_dev *dev)
2685{
e75ec752 2686 dev->prp_page_pool = dma_pool_create("prp list page", dev->dev,
091b6092
MW		 2687 PAGE_SIZE, PAGE_SIZE, 0);
2688 if (!dev->prp_page_pool)
2689 return -ENOMEM;
2690
99802a7a 2691 /* Optimisation for I/Os between 4k and 128k */
e75ec752 2692 dev->prp_small_pool = dma_pool_create("prp list 256", dev->dev,
99802a7a
MW		 2693 256, 256, 0);
2694 if (!dev->prp_small_pool) {
2695 dma_pool_destroy(dev->prp_page_pool);
2696 return -ENOMEM;
2697 }
091b6092
MW		 2698 return 0;
2699}
2700
2701static void nvme_release_prp_pools(struct nvme_dev *dev)
2702{
2703 dma_pool_destroy(dev->prp_page_pool);
99802a7a 2704 dma_pool_destroy(dev->prp_small_pool);
091b6092
MW		 2705}
2706
cd58ad7d
QSA		 2707static DEFINE_IDA(nvme_instance_ida);
2708
2709static int nvme_set_instance(struct nvme_dev *dev)
b60503ba 2710{
cd58ad7d
QSA		 2711 int instance, error;
2712
2713 do {
2714 if (!ida_pre_get(&nvme_instance_ida, GFP_KERNEL))
2715 return -ENODEV;
2716
2717 spin_lock(&dev_list_lock);
2718 error = ida_get_new(&nvme_instance_ida, &instance);
2719 spin_unlock(&dev_list_lock);
2720 } while (error == -EAGAIN);
2721
2722 if (error)
2723 return -ENODEV;
2724
2725 dev->instance = instance;
2726 return 0;
b60503ba
MW		 2727}
2728
2729static void nvme_release_instance(struct nvme_dev *dev)
2730{
cd58ad7d
QSA		 2731 spin_lock(&dev_list_lock);
2732 ida_remove(&nvme_instance_ida, dev->instance);
2733 spin_unlock(&dev_list_lock);
b60503ba
MW		 2734}
2735
9ac27090
KB		 2736static void nvme_free_namespaces(struct nvme_dev *dev)
2737{
2738 struct nvme_ns *ns, *next;
2739
a5768aa8
KB		 2740 list_for_each_entry_safe(ns, next, &dev->namespaces, list)
2741 nvme_free_namespace(ns);
9ac27090
KB		 2742}
2743
5e82e952
KB		 2744static void nvme_free_dev(struct kref *kref)
2745{
2746 struct nvme_dev *dev = container_of(kref, struct nvme_dev, kref);
9ac27090 2747
e75ec752 2748 put_device(dev->dev);
b3fffdef 2749 put_device(dev->device);
9ac27090 2750 nvme_free_namespaces(dev);
285dffc9 2751 nvme_release_instance(dev);
4af0e21c
KB		 2752 if (dev->tagset.tags)
2753 blk_mq_free_tag_set(&dev->tagset);
2754 if (dev->admin_q)
2755 blk_put_queue(dev->admin_q);
5e82e952
KB		 2756 kfree(dev->queues);
2757 kfree(dev->entry);
2758 kfree(dev);
2759}
2760
2761static int nvme_dev_open(struct inode *inode, struct file *f)
2762{
b3fffdef
KB		 2763 struct nvme_dev *dev;
2764 int instance = iminor(inode);
2765 int ret = -ENODEV;
2766
2767 spin_lock(&dev_list_lock);
2768 list_for_each_entry(dev, &dev_list, node) {
2769 if (dev->instance == instance) {
2e1d8448
KB		 2770 if (!dev->admin_q) {
2771 ret = -EWOULDBLOCK;
2772 break;
2773 }
b3fffdef
KB		 2774 if (!kref_get_unless_zero(&dev->kref))
2775 break;
2776 f->private_data = dev;
2777 ret = 0;
2778 break;
2779 }
2780 }
2781 spin_unlock(&dev_list_lock);
2782
2783 return ret;
5e82e952
KB		 2784}
2785
2786static int nvme_dev_release(struct inode *inode, struct file *f)
2787{
2788 struct nvme_dev *dev = f->private_data;
2789 kref_put(&dev->kref, nvme_free_dev);
2790 return 0;
2791}
2792
2793static long nvme_dev_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
2794{
2795 struct nvme_dev *dev = f->private_data;
a4aea562
MB		 2796 struct nvme_ns *ns;
2797
5e82e952
KB		 2798 switch (cmd) {
2799 case NVME_IOCTL_ADMIN_CMD:
a4aea562 2800 return nvme_user_cmd(dev, NULL, (void __user *)arg);
7963e521 2801 case NVME_IOCTL_IO_CMD:
a4aea562
MB		 2802 if (list_empty(&dev->namespaces))
2803 return -ENOTTY;
2804 ns = list_first_entry(&dev->namespaces, struct nvme_ns, list);
2805 return nvme_user_cmd(dev, ns, (void __user *)arg);
4cc06521
KB		 2806 case NVME_IOCTL_RESET:
2807 dev_warn(dev->dev, "resetting controller\n");
2808 return nvme_reset(dev);
5e82e952
KB		 2809 default:
2810 return -ENOTTY;
2811 }
2812}
2813
2814static const struct file_operations nvme_dev_fops = {
2815 .owner = THIS_MODULE,
2816 .open = nvme_dev_open,
2817 .release = nvme_dev_release,
2818 .unlocked_ioctl = nvme_dev_ioctl,
2819 .compat_ioctl = nvme_dev_ioctl,
2820};
2821
a4aea562
MB		 2822static void nvme_set_irq_hints(struct nvme_dev *dev)
2823{
2824 struct nvme_queue *nvmeq;
2825 int i;
2826
2827 for (i = 0; i < dev->online_queues; i++) {
2828 nvmeq = dev->queues[i];
2829
42483228 2830 if (!nvmeq->tags || !(*nvmeq->tags))
a4aea562
MB		 2831 continue;
2832
2833 irq_set_affinity_hint(dev->entry[nvmeq->cq_vector].vector,
42483228 2834 blk_mq_tags_cpumask(*nvmeq->tags));
a4aea562
MB		 2835 }
2836}
2837
f0b50732
KB		 2838static int nvme_dev_start(struct nvme_dev *dev)
2839{
2840 int result;
b9afca3e 2841 bool start_thread = false;
f0b50732
KB		 2842
2843 result = nvme_dev_map(dev);
2844 if (result)
2845 return result;
2846
2847 result = nvme_configure_admin_queue(dev);
2848 if (result)
2849 goto unmap;
2850
2851 spin_lock(&dev_list_lock);
b9afca3e
DM		 2852 if (list_empty(&dev_list) && IS_ERR_OR_NULL(nvme_thread)) {
2853 start_thread = true;
2854 nvme_thread = NULL;
2855 }
f0b50732
KB		 2856 list_add(&dev->node, &dev_list);
2857 spin_unlock(&dev_list_lock);
2858
b9afca3e
DM		 2859 if (start_thread) {
2860 nvme_thread = kthread_run(nvme_kthread, NULL, "nvme");
387caa5a 2861 wake_up_all(&nvme_kthread_wait);
b9afca3e
DM		 2862 } else
2863 wait_event_killable(nvme_kthread_wait, nvme_thread);
2864
2865 if (IS_ERR_OR_NULL(nvme_thread)) {
2866 result = nvme_thread ? PTR_ERR(nvme_thread) : -EINTR;
2867 goto disable;
2868 }
a4aea562
MB		 2869
2870 nvme_init_queue(dev->queues[0], 0);
0fb59cbc
KB		 2871 result = nvme_alloc_admin_tags(dev);
2872 if (result)
2873 goto disable;
b9afca3e 2874
f0b50732 2875 result = nvme_setup_io_queues(dev);
badc34d4 2876 if (result)
0fb59cbc 2877 goto free_tags;
f0b50732 2878
a4aea562
MB		 2879 nvme_set_irq_hints(dev);
2880
1efccc9d 2881 dev->event_limit = 1;
d82e8bfd 2882 return result;
f0b50732 2883
0fb59cbc
KB		 2884 free_tags:
2885 nvme_dev_remove_admin(dev);
4af0e21c
KB		 2886 blk_put_queue(dev->admin_q);
2887 dev->admin_q = NULL;
2888 dev->queues[0]->tags = NULL;
f0b50732 2889 disable:
a1a5ef99 2890 nvme_disable_queue(dev, 0);
b9afca3e 2891 nvme_dev_list_remove(dev);
f0b50732
KB		 2892 unmap:
2893 nvme_dev_unmap(dev);
2894 return result;
2895}
2896
9a6b9458
KB		 2897static int nvme_remove_dead_ctrl(void *arg)
2898{
2899 struct nvme_dev *dev = (struct nvme_dev *)arg;
e75ec752 2900 struct pci_dev *pdev = to_pci_dev(dev->dev);
9a6b9458
KB		 2901
2902 if (pci_get_drvdata(pdev))
c81f4975 2903 pci_stop_and_remove_bus_device_locked(pdev);
9a6b9458
KB		 2904 kref_put(&dev->kref, nvme_free_dev);
2905 return 0;
2906}
2907
2908static void nvme_remove_disks(struct work_struct *ws)
2909{
9a6b9458
KB		 2910 struct nvme_dev *dev = container_of(ws, struct nvme_dev, reset_work);
2911
5a92e700 2912 nvme_free_queues(dev, 1);
302c6727 2913 nvme_dev_remove(dev);
9a6b9458
KB		 2914}
2915
2916static int nvme_dev_resume(struct nvme_dev *dev)
2917{
2918 int ret;
2919
2920 ret = nvme_dev_start(dev);
badc34d4 2921 if (ret)
9a6b9458 2922 return ret;
badc34d4 2923 if (dev->online_queues < 2) {
9a6b9458 2924 spin_lock(&dev_list_lock);
9ca97374 2925 dev->reset_workfn = nvme_remove_disks;
9a6b9458
KB		 2926 queue_work(nvme_workq, &dev->reset_work);
2927 spin_unlock(&dev_list_lock);
c9d3bf88
KB		 2928 } else {
2929 nvme_unfreeze_queues(dev);
ffe7704d 2930 nvme_dev_add(dev);
c9d3bf88 2931 nvme_set_irq_hints(dev);
9a6b9458
KB		 2932 }
2933 return 0;
2934}
2935
de3eff2b
KB		 2936static void nvme_dead_ctrl(struct nvme_dev *dev)
2937{
2938 dev_warn(dev->dev, "Device failed to resume\n");
2939 kref_get(&dev->kref);
2940 if (IS_ERR(kthread_run(nvme_remove_dead_ctrl, dev, "nvme%d",
2941 dev->instance))) {
2942 dev_err(dev->dev,
2943 "Failed to start controller remove task\n");
2944 kref_put(&dev->kref, nvme_free_dev);
2945 }
2946}
2947
9a6b9458
KB		 2948static void nvme_dev_reset(struct nvme_dev *dev)
2949{
ffe7704d
KB		 2950 bool in_probe = work_busy(&dev->probe_work);
2951
9a6b9458 2952 nvme_dev_shutdown(dev);
ffe7704d
KB		 2953
2954 /* Synchronize with device probe so that work will see failure status
2955 * and exit gracefully without trying to schedule another reset */
2956 flush_work(&dev->probe_work);
2957
2958 /* Fail this device if reset occured during probe to avoid
2959 * infinite initialization loops. */
2960 if (in_probe) {
de3eff2b 2961 nvme_dead_ctrl(dev);
ffe7704d 2962 return;
9a6b9458 2963 }
ffe7704d
KB		 2964 /* Schedule device resume asynchronously so the reset work is available
2965 * to cleanup errors that may occur during reinitialization */
2966 schedule_work(&dev->probe_work);
9a6b9458
KB		 2967}
2968
2969static void nvme_reset_failed_dev(struct work_struct *ws)
2970{
2971 struct nvme_dev *dev = container_of(ws, struct nvme_dev, reset_work);
2972 nvme_dev_reset(dev);
2973}
2974
9ca97374
TH		 2975static void nvme_reset_workfn(struct work_struct *work)
2976{
2977 struct nvme_dev *dev = container_of(work, struct nvme_dev, reset_work);
2978 dev->reset_workfn(work);
2979}
2980
4cc06521
KB		 2981static int nvme_reset(struct nvme_dev *dev)
2982{
2983 int ret = -EBUSY;
2984
2985 if (!dev->admin_q || blk_queue_dying(dev->admin_q))
2986 return -ENODEV;
2987
2988 spin_lock(&dev_list_lock);
2989 if (!work_pending(&dev->reset_work)) {
2990 dev->reset_workfn = nvme_reset_failed_dev;
2991 queue_work(nvme_workq, &dev->reset_work);
2992 ret = 0;
2993 }
2994 spin_unlock(&dev_list_lock);
2995
2996 if (!ret) {
2997 flush_work(&dev->reset_work);
ffe7704d 2998 flush_work(&dev->probe_work);
4cc06521
KB		 2999 return 0;
3000 }
3001
3002 return ret;
3003}
3004
3005static ssize_t nvme_sysfs_reset(struct device *dev,
3006 struct device_attribute *attr, const char *buf,
3007 size_t count)
3008{
3009 struct nvme_dev *ndev = dev_get_drvdata(dev);
3010 int ret;
3011
3012 ret = nvme_reset(ndev);
3013 if (ret < 0)
3014 return ret;
3015
3016 return count;
3017}
3018static DEVICE_ATTR(reset_controller, S_IWUSR, NULL, nvme_sysfs_reset);
3019
2e1d8448 3020static void nvme_async_probe(struct work_struct *work);
8d85fce7 3021static int nvme_probe(struct pci_dev *pdev, const struct pci_device_id *id)
b60503ba 3022{
a4aea562 3023 int node, result = -ENOMEM;
b60503ba
MW		 3024 struct nvme_dev *dev;
3025
a4aea562
MB		 3026 node = dev_to_node(&pdev->dev);
3027 if (node == NUMA_NO_NODE)
3028 set_dev_node(&pdev->dev, 0);
3029
3030 dev = kzalloc_node(sizeof(*dev), GFP_KERNEL, node);
b60503ba
MW		 3031 if (!dev)
3032 return -ENOMEM;
a4aea562
MB		 3033 dev->entry = kzalloc_node(num_possible_cpus() * sizeof(*dev->entry),
3034 GFP_KERNEL, node);
b60503ba
MW		 3035 if (!dev->entry)
3036 goto free;
a4aea562
MB		 3037 dev->queues = kzalloc_node((num_possible_cpus() + 1) * sizeof(void *),
3038 GFP_KERNEL, node);
b60503ba
MW		 3039 if (!dev->queues)
3040 goto free;
3041
3042 INIT_LIST_HEAD(&dev->namespaces);
9ca97374
TH		 3043 dev->reset_workfn = nvme_reset_failed_dev;
3044 INIT_WORK(&dev->reset_work, nvme_reset_workfn);
e75ec752 3045 dev->dev = get_device(&pdev->dev);
9a6b9458 3046 pci_set_drvdata(pdev, dev);
cd58ad7d
QSA		 3047 result = nvme_set_instance(dev);
3048 if (result)
a96d4f5c 3049 goto put_pci;
b60503ba 3050
091b6092
MW		 3051 result = nvme_setup_prp_pools(dev);
3052 if (result)
0877cb0d 3053 goto release;
091b6092 3054
fb35e914 3055 kref_init(&dev->kref);
b3fffdef
KB		 3056 dev->device = device_create(nvme_class, &pdev->dev,
3057 MKDEV(nvme_char_major, dev->instance),
3058 dev, "nvme%d", dev->instance);
3059 if (IS_ERR(dev->device)) {
3060 result = PTR_ERR(dev->device);
2e1d8448 3061 goto release_pools;
b3fffdef
KB		 3062 }
3063 get_device(dev->device);
4cc06521
KB		 3064 dev_set_drvdata(dev->device, dev);
3065
3066 result = device_create_file(dev->device, &dev_attr_reset_controller);
3067 if (result)
3068 goto put_dev;
740216fc 3069
e6e96d73 3070 INIT_LIST_HEAD(&dev->node);
a5768aa8 3071 INIT_WORK(&dev->scan_work, nvme_dev_scan);
2e1d8448
KB		 3072 INIT_WORK(&dev->probe_work, nvme_async_probe);
3073 schedule_work(&dev->probe_work);
b60503ba
MW		 3074 return 0;
3075
4cc06521
KB		 3076 put_dev:
3077 device_destroy(nvme_class, MKDEV(nvme_char_major, dev->instance));
3078 put_device(dev->device);
0877cb0d 3079 release_pools:
091b6092 3080 nvme_release_prp_pools(dev);
0877cb0d
KB		 3081 release:
3082 nvme_release_instance(dev);
a96d4f5c 3083 put_pci:
e75ec752 3084 put_device(dev->dev);
b60503ba
MW		 3085 free:
3086 kfree(dev->queues);
3087 kfree(dev->entry);
3088 kfree(dev);
3089 return result;
3090}
3091
2e1d8448
KB		 3092static void nvme_async_probe(struct work_struct *work)
3093{
3094 struct nvme_dev *dev = container_of(work, struct nvme_dev, probe_work);
2e1d8448 3095
de3eff2b
KB		 3096 if (nvme_dev_resume(dev) && !work_busy(&dev->reset_work))
3097 nvme_dead_ctrl(dev);
2e1d8448
KB		 3098}
3099
f0d54a54
KB		 3100static void nvme_reset_notify(struct pci_dev *pdev, bool prepare)
3101{
a6739479 3102 struct nvme_dev *dev = pci_get_drvdata(pdev);
f0d54a54 3103
a6739479
KB		 3104 if (prepare)
3105 nvme_dev_shutdown(dev);
3106 else
3107 nvme_dev_resume(dev);
f0d54a54
KB		 3108}
3109
09ece142
KB		 3110static void nvme_shutdown(struct pci_dev *pdev)
3111{
3112 struct nvme_dev *dev = pci_get_drvdata(pdev);
3113 nvme_dev_shutdown(dev);
3114}
3115
8d85fce7 3116static void nvme_remove(struct pci_dev *pdev)
b60503ba
MW		 3117{
3118 struct nvme_dev *dev = pci_get_drvdata(pdev);
9a6b9458
KB		 3119
3120 spin_lock(&dev_list_lock);
3121 list_del_init(&dev->node);
3122 spin_unlock(&dev_list_lock);
3123
3124 pci_set_drvdata(pdev, NULL);
2e1d8448 3125 flush_work(&dev->probe_work);
9a6b9458 3126 flush_work(&dev->reset_work);
a5768aa8 3127 flush_work(&dev->scan_work);
4cc06521 3128 device_remove_file(dev->device, &dev_attr_reset_controller);
c9d3bf88 3129 nvme_dev_remove(dev);
3399a3f7 3130 nvme_dev_shutdown(dev);
a4aea562 3131 nvme_dev_remove_admin(dev);
b3fffdef 3132 device_destroy(nvme_class, MKDEV(nvme_char_major, dev->instance));
a1a5ef99 3133 nvme_free_queues(dev, 0);
9a6b9458 3134 nvme_release_prp_pools(dev);
5e82e952 3135 kref_put(&dev->kref, nvme_free_dev);
b60503ba
MW		 3136}
3137
3138/* These functions are yet to be implemented */
3139#define nvme_error_detected NULL
3140#define nvme_dump_registers NULL
3141#define nvme_link_reset NULL
3142#define nvme_slot_reset NULL
3143#define nvme_error_resume NULL
cd638946 3144
671a6018 3145#ifdef CONFIG_PM_SLEEP
cd638946
KB		 3146static int nvme_suspend(struct device *dev)
3147{
3148 struct pci_dev *pdev = to_pci_dev(dev);
3149 struct nvme_dev *ndev = pci_get_drvdata(pdev);
3150
3151 nvme_dev_shutdown(ndev);
3152 return 0;
3153}
3154
3155static int nvme_resume(struct device *dev)
3156{
3157 struct pci_dev *pdev = to_pci_dev(dev);
3158 struct nvme_dev *ndev = pci_get_drvdata(pdev);
cd638946 3159
9a6b9458 3160 if (nvme_dev_resume(ndev) && !work_busy(&ndev->reset_work)) {
9ca97374 3161 ndev->reset_workfn = nvme_reset_failed_dev;
9a6b9458
KB		 3162 queue_work(nvme_workq, &ndev->reset_work);
3163 }
3164 return 0;
cd638946 3165}
671a6018 3166#endif
cd638946
KB		 3167
3168static SIMPLE_DEV_PM_OPS(nvme_dev_pm_ops, nvme_suspend, nvme_resume);
b60503ba 3169
1d352035 3170static const struct pci_error_handlers nvme_err_handler = {
b60503ba
MW		 3171 .error_detected = nvme_error_detected,
3172 .mmio_enabled = nvme_dump_registers,
3173 .link_reset = nvme_link_reset,
3174 .slot_reset = nvme_slot_reset,
3175 .resume = nvme_error_resume,
f0d54a54 3176 .reset_notify = nvme_reset_notify,
b60503ba
MW		 3177};
3178
3179/* Move to pci_ids.h later */
3180#define PCI_CLASS_STORAGE_EXPRESS 0x010802
3181
6eb0d698 3182static const struct pci_device_id nvme_id_table[] = {
b60503ba
MW		 3183 { PCI_DEVICE_CLASS(PCI_CLASS_STORAGE_EXPRESS, 0xffffff) },
3184 { 0, }
3185};
3186MODULE_DEVICE_TABLE(pci, nvme_id_table);
3187
3188static struct pci_driver nvme_driver = {
3189 .name = "nvme",
3190 .id_table = nvme_id_table,
3191 .probe = nvme_probe,
8d85fce7 3192 .remove = nvme_remove,
09ece142 3193 .shutdown = nvme_shutdown,
cd638946
KB		 3194 .driver = {
3195 .pm = &nvme_dev_pm_ops,
3196 },
b60503ba
MW		 3197 .err_handler = &nvme_err_handler,
3198};
3199
3200static int __init nvme_init(void)
3201{
0ac13140 3202 int result;
1fa6aead 3203
b9afca3e 3204 init_waitqueue_head(&nvme_kthread_wait);
b60503ba 3205
9a6b9458
KB		 3206 nvme_workq = create_singlethread_workqueue("nvme");
3207 if (!nvme_workq)
b9afca3e 3208 return -ENOMEM;
9a6b9458 3209
5c42ea16
KB		 3210 result = register_blkdev(nvme_major, "nvme");
3211 if (result < 0)
9a6b9458 3212 goto kill_workq;
5c42ea16 3213 else if (result > 0)
0ac13140 3214 nvme_major = result;
b60503ba 3215
b3fffdef
KB		 3216 result = __register_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme",
3217 &nvme_dev_fops);
3218 if (result < 0)
3219 goto unregister_blkdev;
3220 else if (result > 0)
3221 nvme_char_major = result;
3222
3223 nvme_class = class_create(THIS_MODULE, "nvme");
c727040b
AK		 3224 if (IS_ERR(nvme_class)) {
3225 result = PTR_ERR(nvme_class);
b3fffdef 3226 goto unregister_chrdev;
c727040b 3227 }
b3fffdef 3228
f3db22fe
KB		 3229 result = pci_register_driver(&nvme_driver);
3230 if (result)
b3fffdef 3231 goto destroy_class;
1fa6aead 3232 return 0;
b60503ba 3233
b3fffdef
KB		 3234 destroy_class:
3235 class_destroy(nvme_class);
3236 unregister_chrdev:
3237 __unregister_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme");
1fa6aead 3238 unregister_blkdev:
b60503ba 3239 unregister_blkdev(nvme_major, "nvme");
9a6b9458
KB		 3240 kill_workq:
3241 destroy_workqueue(nvme_workq);
b60503ba
MW		 3242 return result;
3243}
3244
3245static void __exit nvme_exit(void)
3246{
3247 pci_unregister_driver(&nvme_driver);
3248 unregister_blkdev(nvme_major, "nvme");
9a6b9458 3249 destroy_workqueue(nvme_workq);
b3fffdef
KB		 3250 class_destroy(nvme_class);
3251 __unregister_chrdev(nvme_char_major, 0, NVME_MINORS, "nvme");
b9afca3e 3252 BUG_ON(nvme_thread && !IS_ERR(nvme_thread));
21bd78bc 3253 _nvme_check_size();
b60503ba
MW		 3254}
3255
3256MODULE_AUTHOR("Matthew Wilcox <willy@linux.intel.com>");
3257MODULE_LICENSE("GPL");
c78b4713 3258MODULE_VERSION("1.0");
b60503ba
MW		 3259module_init(nvme_init);
3260module_exit(nvme_exit);
Linux 6.x block layer and io_uring tree(s)