MIPS: r4kcache: Use correct base register for MIPS R6 cache flushes