MIPS: Allow shared IRQ for timer & perf counter