MIPS: traps: Make sure secondary cores have a sane ebase register