drm/i915/dsi: Use TRANS_DDI_FUNC_CTL's own port width macro
authorImre Deak <imre.deak@intel.com>
Fri, 14 Feb 2025 14:19:51 +0000 (16:19 +0200)
committerImre Deak <imre.deak@intel.com>
Fri, 14 Feb 2025 19:39:04 +0000 (21:39 +0200)
commit76120b3a304aec28fef4910204b81a12db8974da
tree44789ffc53fe7a0e38b21b5bf8fbd39b813a18f7
parentbccb18c5617a8fb7f6cb2b6d93ae6f2657842929
drm/i915/dsi: Use TRANS_DDI_FUNC_CTL's own port width macro

The format of the port width field in the DDI_BUF_CTL and the
TRANS_DDI_FUNC_CTL registers are different starting with MTL, where the
x3 lane mode for HDMI FRL has a different encoding in the two registers.
To account for this use the TRANS_DDI_FUNC_CTL's own port width macro.

Cc: <stable@vger.kernel.org> # v6.5+
Fixes: b66a8abaa48a ("drm/i915/display/mtl: Fill port width in DDI_BUF_/TRANS_DDI_FUNC_/PORT_BUF_CTL for HDMI")
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20250214142001.552916-2-imre.deak@intel.com
drivers/gpu/drm/i915/display/icl_dsi.c