ARM: dts: Configure interconnect target module for am3 tpcc
authorTony Lindgren <tony@atomide.com>
Wed, 4 Mar 2020 15:25:30 +0000 (07:25 -0800)
committerTony Lindgren <tony@atomide.com>
Fri, 6 Mar 2020 15:20:01 +0000 (07:20 -0800)
We can now probe devices with device tree only configuration using
ti-sysc interconnect target module driver. Let's configure the
module, but keep the legacy "ti,hwmods" peroperty to avoid new boot
time warnings. The legacy property will be removed in later patches
together with the legacy platform data.

Let's also correct the custom node name to use generic node name dma.

Cc: Peter Ujfalusi <peter.ujfalusi@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
arch/arm/boot/dts/am33xx.dtsi

index 41dcfb37155a7ad4ee7c5e8895e16840f7d0122e..3c478100bc6837e5889ffd197541e55ce73a0468 100644 (file)
                        reg = <0x48200000 0x1000>;
                };
 
-               edma: edma@49000000 {
-                       compatible = "ti,edma3-tpcc";
+               target-module@49000000 {
+                       compatible = "ti,sysc-omap4", "ti,sysc";
                        ti,hwmods = "tpcc";
-                       reg =   <0x49000000 0x10000>;
-                       reg-names = "edma3_cc";
-                       interrupts = <12 13 14>;
-                       interrupt-names = "edma3_ccint", "edma3_mperr",
-                                         "edma3_ccerrint";
-                       dma-requests = <64>;
-                       #dma-cells = <2>;
-
-                       ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
-                                  <&edma_tptc2 0>;
-
-                       ti,edma-memcpy-channels = <20 21>;
+                       reg = <0x49000000 0x4>;
+                       reg-names = "rev";
+                       clocks = <&l3_clkctrl AM3_L3_TPCC_CLKCTRL 0>;
+                       clock-names = "fck";
+                       #address-cells = <1>;
+                       #size-cells = <1>;
+                       ranges = <0x0 0x49000000 0x10000>;
+
+                       edma: dma@0 {
+                               compatible = "ti,edma3-tpcc";
+                               reg = <0 0x10000>;
+                               reg-names = "edma3_cc";
+                               interrupts = <12 13 14>;
+                               interrupt-names = "edma3_ccint", "edma3_mperr",
+                                                 "edma3_ccerrint";
+                               dma-requests = <64>;
+                               #dma-cells = <2>;
+
+                               ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+                                          <&edma_tptc2 0>;
+
+                               ti,edma-memcpy-channels = <20 21>;
+                       };
                };
 
                edma_tptc0: tptc@49800000 {