ARM: dts: imx6qdl-sabresd: Allow HDMI and LVDS to work simultaneously
authorFabio Estevam <fabio.estevam@freescale.com>
Fri, 26 Jun 2015 17:10:53 +0000 (14:10 -0300)
committerShawn Guo <shawnguo@kernel.org>
Tue, 11 Aug 2015 15:15:10 +0000 (23:15 +0800)
Currently it is not possible to have HDMI and LVDS working simultaneously,
because both ports try to use PLL5.

Move the LVDS clock parent to PLL3_USB_OTG, so that HDMI and LVDS can be
driven from independent sources.

With this change the LDB pixel clock goes to 68.57 MHz, which is still
within the valid range for the HSD100PXN1 LVDS panel.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Acked-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
arch/arm/boot/dts/imx6qdl-sabresd.dtsi

index a626e6dd8022c04defdbc56171147c04027aa48b..cca847e448a0dba605d52529e7f15069625eb6f2 100644 (file)
        status = "okay";
 };
 
+&clks {
+       assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
+                         <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
+       assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
+                                <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
+};
+
 &ecspi1 {
        fsl,spi-num-chipselects = <1>;
        cs-gpios = <&gpio4 9 0>;