perf: pmuv3: Add new Cortex and Neoverse PMUs

Add support for the Arm Cortex-A725, Cortex-X925, Neoverse N3,
Neoverse V2, Neoverse V3 and Neoverse V3AE.
This just adds the names and connects them with their DT compatible
strings.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Link: https://lore.kernel.org/r/20240628145612.1291329-3-andre.przywara@arm.com
Signed-off-by: Will Deacon <will@kernel.org>

diff --git a/drivers/perf/arm_pmuv3.c b/drivers/perf/arm_pmuv3.c
index 23fa6c5da82c4d5269f97154825c5c8371c24c9c..9f46ce0c459eb97c778f83b81fd2ec872a9c95a9 100644 (file)
--- a/drivers/perf/arm_pmuv3.c
+++ b/drivers/perf/arm_pmuv3.c
@@ -1340,14 +1340,20 @@ PMUV3_INIT_SIMPLE(armv9_cortex_a520)
 PMUV3_INIT_SIMPLE(armv9_cortex_a710)
 PMUV3_INIT_SIMPLE(armv9_cortex_a715)
 PMUV3_INIT_SIMPLE(armv9_cortex_a720)
+PMUV3_INIT_SIMPLE(armv9_cortex_a725)
 PMUV3_INIT_SIMPLE(armv8_cortex_x1)
 PMUV3_INIT_SIMPLE(armv9_cortex_x2)
 PMUV3_INIT_SIMPLE(armv9_cortex_x3)
 PMUV3_INIT_SIMPLE(armv9_cortex_x4)
+PMUV3_INIT_SIMPLE(armv9_cortex_x925)
 PMUV3_INIT_SIMPLE(armv8_neoverse_e1)
 PMUV3_INIT_SIMPLE(armv8_neoverse_n1)
 PMUV3_INIT_SIMPLE(armv9_neoverse_n2)
+PMUV3_INIT_SIMPLE(armv9_neoverse_n3)
 PMUV3_INIT_SIMPLE(armv8_neoverse_v1)
+PMUV3_INIT_SIMPLE(armv8_neoverse_v2)
+PMUV3_INIT_SIMPLE(armv8_neoverse_v3)
+PMUV3_INIT_SIMPLE(armv8_neoverse_v3ae)
 
 PMUV3_INIT_SIMPLE(armv8_nvidia_carmel)
 PMUV3_INIT_SIMPLE(armv8_nvidia_denver)
@@ -1379,14 +1385,20 @@ static const struct of_device_id armv8_pmu_of_device_ids[] = {
        {.compatible = "arm,cortex-a710-pmu",   .data = armv9_cortex_a710_pmu_init},
        {.compatible = "arm,cortex-a715-pmu",   .data = armv9_cortex_a715_pmu_init},
        {.compatible = "arm,cortex-a720-pmu",   .data = armv9_cortex_a720_pmu_init},
+       {.compatible = "arm,cortex-a725-pmu",   .data = armv9_cortex_a725_pmu_init},
        {.compatible = "arm,cortex-x1-pmu",     .data = armv8_cortex_x1_pmu_init},
        {.compatible = "arm,cortex-x2-pmu",     .data = armv9_cortex_x2_pmu_init},
        {.compatible = "arm,cortex-x3-pmu",     .data = armv9_cortex_x3_pmu_init},
        {.compatible = "arm,cortex-x4-pmu",     .data = armv9_cortex_x4_pmu_init},
+       {.compatible = "arm,cortex-x925-pmu",   .data = armv9_cortex_x925_pmu_init},
        {.compatible = "arm,neoverse-e1-pmu",   .data = armv8_neoverse_e1_pmu_init},
        {.compatible = "arm,neoverse-n1-pmu",   .data = armv8_neoverse_n1_pmu_init},
        {.compatible = "arm,neoverse-n2-pmu",   .data = armv9_neoverse_n2_pmu_init},
+       {.compatible = "arm,neoverse-n3-pmu",   .data = armv9_neoverse_n3_pmu_init},
        {.compatible = "arm,neoverse-v1-pmu",   .data = armv8_neoverse_v1_pmu_init},
+       {.compatible = "arm,neoverse-v2-pmu",   .data = armv8_neoverse_v2_pmu_init},
+       {.compatible = "arm,neoverse-v3-pmu",   .data = armv8_neoverse_v3_pmu_init},
+       {.compatible = "arm,neoverse-v3ae-pmu", .data = armv8_neoverse_v3ae_pmu_init},
        {.compatible = "cavium,thunder-pmu",    .data = armv8_cavium_thunder_pmu_init},
        {.compatible = "brcm,vulcan-pmu",       .data = armv8_brcm_vulcan_pmu_init},
        {.compatible = "nvidia,carmel-pmu",     .data = armv8_nvidia_carmel_pmu_init},