projects
/
linux-block.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c7d0045
)
clk: rockchip: fix the rv1108 clk_mac sel register description
author
Elaine Zhang
<zhangqing@rock-chips.com>
Mon, 21 Aug 2017 08:16:07 +0000
(16:16 +0800)
committer
Heiko Stuebner
<heiko@sntech.de>
Tue, 22 Aug 2017 00:55:03 +0000
(
02:55
+0200)
The source clock ordering is wrong, as shown in the TRM:
cru_sel24_con[8]
rmii_extclk_sel
clock source select control register
1'b0: from internal PLL
1'b1: from external IO
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Reviewed-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
drivers/clk/rockchip/clk-rv1108.c
patch
|
blob
|
blame
|
history
diff --git
a/drivers/clk/rockchip/clk-rv1108.c
b/drivers/clk/rockchip/clk-rv1108.c
index c9045f85b49845800c109c03e19c8106012e7cbc..089cb17925e5b0ade3ae880132a4657845eb2176 100644
(file)
--- a/
drivers/clk/rockchip/clk-rv1108.c
+++ b/
drivers/clk/rockchip/clk-rv1108.c
@@
-140,7
+140,7
@@
PNAME(mux_pll_src_dpll_gpll_usb480m_p) = { "dpll", "gpll", "usb480m" };
PNAME(mux_uart0_p) = { "uart0_src", "uart0_frac", "xin24m" };
PNAME(mux_uart1_p) = { "uart1_src", "uart1_frac", "xin24m" };
PNAME(mux_uart2_p) = { "uart2_src", "uart2_frac", "xin24m" };
-PNAME(mux_sclk_mac_p) = { "
ext_gmac", "sclk_mac_pre
" };
+PNAME(mux_sclk_mac_p) = { "
sclk_mac_pre", "ext_gmac
" };
PNAME(mux_i2s0_pre_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" };
PNAME(mux_i2s_out_p) = { "i2s0_pre", "xin12m" };
PNAME(mux_i2s1_p) = { "i2s1_src", "i2s1_frac", "dummy", "xin12m" };