ARM: dts: omap4: Add IPU DT node

The DT node for the Dual-Cortex M3 IPU processor sub-system has
been added for OMAP4 SoCs. The L2RAM memory region information
has been added to the node through the 'reg' and 'reg-names'
properties. The node has the 'iommus', 'clocks', 'resets',
'mboxes' and 'firmware' properties also added, and is disabled
for now. It should be enabled as per the individual product
configuration in the corresponding board dts files.

Signed-off-by: Suman Anna <s-anna@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>

diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index e1b6f19ed6f4b27c3779babef18c8cab86c1d3f1..c100ccc95ca58fb6d0c2295900e565ac9865ee99 100644 (file)
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -284,6 +284,18 @@
                        status = "disabled";
                };
 
+               ipu: ipu@55020000 {
+                       compatible = "ti,omap4-ipu";
+                       reg = <0x55020000 0x10000>;
+                       reg-names = "l2ram";
+                       iommus = <&mmu_ipu>;
+                       resets = <&prm_core 0>, <&prm_core 1>;
+                       clocks = <&ducati_clkctrl OMAP4_IPU_CLKCTRL 0>;
+                       firmware-name = "omap4-ipu-fw.xem3";
+                       mboxes = <&mailbox &mbox_ipu>;
+                       status = "disabled";
+               };
+
                aes1_target: target-module@4b501000 {
                        compatible = "ti,sysc-omap2", "ti,sysc";
                        reg = <0x4b501080 0x4>,