projects / linux-2.6-block.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3254e0b) | patch
net: phy: Add 10-BaseT1L registers
authorAlexandru Tachici <alexandru.tachici@analog.com>
Fri, 29 Apr 2022 15:34:32 +0000 (18:34 +0300)
committerDavid S. Miller <davem@davemloft.net>
Sun, 1 May 2022 16:45:35 +0000 (17:45 +0100)
commit909b4f2bf764a903e9183111368f1509f9b40e6d
tree09c608f5a75dc657feac55c087fc129bf1d54c9etree
parent3254e0b9eb5649ffaa48717ebc9c593adc4ee6a9commit | diff
net: phy: Add 10-BaseT1L registers

The 802.3gc specification defines the 10-BaseT1L link
mode for ethernet trafic on twisted wire pair.

PMA status register can be used to detect if the phy supports
2.4 V TX level and PCS control register can be used to
enable/disable PCS level loopback.

Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Alexandru Tachici <alexandru.tachici@analog.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
include/uapi/linux/mdio.h diff | blob | blame | history
Linux 6.x block layer and io_uring tree(s)