drm/amdgpu: add TX_POWER_CTRL_1 macro definitions for NBIO IP v7.7.0
authorTim Huang <tim.huang@amd.com>
Mon, 15 Aug 2022 05:03:49 +0000 (13:03 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Mon, 22 Aug 2022 20:47:09 +0000 (16:47 -0400)
commit6575eb930d16b789a0230df5664578d7d159a255
tree7d74111fbffaf1bb28f68b553378f2d5dcbc3623
parentd6c770d2050b26fc90c80c13df1d6ae4682b2e3f
drm/amdgpu: add TX_POWER_CTRL_1 macro definitions for NBIO IP v7.7.0

Add the BIF0_PCIE_TX_POWER_CTRL_1 register offset and mask macro
definitions for AMD_CG_SUPPORT_BIF_LS.

Signed-off-by: Tim Huang <tim.huang@amd.com>
Reviewed-by: Yifan Zhang <yifan1.zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_7_7_0_offset.h
drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_7_7_0_sh_mask.h