um: Switch to 4 level page tables on 64 bit
authorBenjamin Berg <benjamin.berg@intel.com>
Thu, 19 Sep 2024 12:45:11 +0000 (14:45 +0200)
committerJohannes Berg <johannes.berg@intel.com>
Thu, 10 Oct 2024 11:37:22 +0000 (13:37 +0200)
commit41ab5fe7471ff38d2909d1c93b88197a89c6a00f
treeea76a3b75fd7d8d2b7a4be194e74081113d0b595
parente167cc7a95fe01e228e403ac90090f8613e7d8bc
um: Switch to 4 level page tables on 64 bit

The larger memory space is useful to support more applications inside
UML. One example for this is ASAN instrumentation of userspace
applications which requires addresses that would otherwise not be
available.

Signed-off-by: Benjamin Berg <benjamin.berg@intel.com>
Link: https://patch.msgid.link/20240919124511.282088-11-benjamin@sipsolutions.net
Signed-off-by: Johannes Berg <johannes.berg@intel.com>
arch/um/Kconfig
arch/um/include/asm/page.h
arch/um/include/asm/pgalloc.h
arch/um/include/asm/pgtable-3level.h [deleted file]
arch/um/include/asm/pgtable-4level.h [new file with mode: 0644]
arch/um/include/asm/pgtable.h
arch/um/kernel/mem.c
arch/x86/um/Kconfig