Merge branch 'pci/controller/dwc'
authorBjorn Helgaas <bhelgaas@google.com>
Wed, 4 Jun 2025 15:50:39 +0000 (10:50 -0500)
committerBjorn Helgaas <bhelgaas@google.com>
Wed, 4 Jun 2025 15:50:39 +0000 (10:50 -0500)
commit20611193be984391b5ec80a372e7f8bbc7c5b07a
treecdd2a305ff46f2c9216fac457c52e973726bb553
parent00c78a3c3fc34bf9d781f415d4dec41429457fc6
parentaf3c6eacce0c464f28fe0e3d365b3860aba07931
Merge branch 'pci/controller/dwc'

- Set PORT_LOGIC_LINK_WIDTH to one lane to make initial link training more
  robust; this will not affect the intended link width if all lanes are
  functional (Wenbin Yao)

* pci/controller/dwc:
  PCI: dwc: Make link training more robust by setting PORT_LOGIC_LINK_WIDTH to one lane
drivers/pci/controller/dwc/pcie-designware.c