2 * Copyright (C) 2012-2015 - ARM Ltd
3 * Author: Marc Zyngier <marc.zyngier@arm.com>
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 #include <linux/compiler.h>
19 #include <linux/irqchip/arm-gic.h>
20 #include <linux/kvm_host.h>
22 #include <asm/kvm_emulate.h>
23 #include <asm/kvm_hyp.h>
25 static void __hyp_text save_elrsr(struct kvm_vcpu *vcpu, void __iomem *base)
27 struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2;
28 int nr_lr = (kern_hyp_va(&kvm_vgic_global_state))->nr_lr;
31 elrsr0 = readl_relaxed(base + GICH_ELRSR0);
32 if (unlikely(nr_lr > 32))
33 elrsr1 = readl_relaxed(base + GICH_ELRSR1);
37 cpu_if->vgic_elrsr = ((u64)elrsr1 << 32) | elrsr0;
40 static void __hyp_text save_lrs(struct kvm_vcpu *vcpu, void __iomem *base)
42 struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2;
44 u64 used_lrs = vcpu->arch.vgic_cpu.used_lrs;
46 for (i = 0; i < used_lrs; i++) {
47 if (cpu_if->vgic_elrsr & (1UL << i))
48 cpu_if->vgic_lr[i] &= ~GICH_LR_STATE;
50 cpu_if->vgic_lr[i] = readl_relaxed(base + GICH_LR0 + (i * 4));
52 writel_relaxed(0, base + GICH_LR0 + (i * 4));
56 /* vcpu is already in the HYP VA space */
57 void __hyp_text __vgic_v2_save_state(struct kvm_vcpu *vcpu)
59 struct kvm *kvm = kern_hyp_va(vcpu->kvm);
60 struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2;
61 struct vgic_dist *vgic = &kvm->arch.vgic;
62 void __iomem *base = kern_hyp_va(vgic->vctrl_base);
63 u64 used_lrs = vcpu->arch.vgic_cpu.used_lrs;
69 cpu_if->vgic_apr = readl_relaxed(base + GICH_APR);
71 save_elrsr(vcpu, base);
74 writel_relaxed(0, base + GICH_HCR);
76 cpu_if->vgic_elrsr = ~0UL;
81 /* vcpu is already in the HYP VA space */
82 void __hyp_text __vgic_v2_restore_state(struct kvm_vcpu *vcpu)
84 struct kvm *kvm = kern_hyp_va(vcpu->kvm);
85 struct vgic_v2_cpu_if *cpu_if = &vcpu->arch.vgic_cpu.vgic_v2;
86 struct vgic_dist *vgic = &kvm->arch.vgic;
87 void __iomem *base = kern_hyp_va(vgic->vctrl_base);
89 u64 used_lrs = vcpu->arch.vgic_cpu.used_lrs;
95 writel_relaxed(cpu_if->vgic_hcr, base + GICH_HCR);
96 writel_relaxed(cpu_if->vgic_apr, base + GICH_APR);
97 for (i = 0; i < used_lrs; i++) {
98 writel_relaxed(cpu_if->vgic_lr[i],
99 base + GICH_LR0 + (i * 4));
106 * __vgic_v2_perform_cpuif_access -- perform a GICV access on behalf of the
109 * @vcpu: the offending vcpu
112 * 1: GICV access successfully performed
113 * 0: Not a GICV access
114 * -1: Illegal GICV access
116 int __hyp_text __vgic_v2_perform_cpuif_access(struct kvm_vcpu *vcpu)
118 struct kvm *kvm = kern_hyp_va(vcpu->kvm);
119 struct vgic_dist *vgic = &kvm->arch.vgic;
120 phys_addr_t fault_ipa;
124 /* Build the full address */
125 fault_ipa = kvm_vcpu_get_fault_ipa(vcpu);
126 fault_ipa |= kvm_vcpu_get_hfar(vcpu) & GENMASK(11, 0);
128 /* If not for GICV, move on */
129 if (fault_ipa < vgic->vgic_cpu_base ||
130 fault_ipa >= (vgic->vgic_cpu_base + KVM_VGIC_V2_CPU_SIZE))
133 /* Reject anything but a 32bit access */
134 if (kvm_vcpu_dabt_get_as(vcpu) != sizeof(u32))
137 /* Not aligned? Don't bother */
141 rd = kvm_vcpu_dabt_get_rd(vcpu);
142 addr = kern_hyp_va((kern_hyp_va(&kvm_vgic_global_state))->vcpu_base_va);
143 addr += fault_ipa - vgic->vgic_cpu_base;
145 if (kvm_vcpu_dabt_iswrite(vcpu)) {
146 u32 data = vcpu_data_guest_to_host(vcpu,
147 vcpu_get_reg(vcpu, rd),
149 writel_relaxed(data, addr);
151 u32 data = readl_relaxed(addr);
152 vcpu_set_reg(vcpu, rd, vcpu_data_host_to_guest(vcpu, data,