drivers/net/tg3.c

   1 /*
   2  * tg3.c: Broadcom Tigon3 ethernet driver.
   3  *
   4  * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
   5  * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)
   6  * Copyright (C) 2004 Sun Microsystems Inc.
   7  * Copyright (C) 2005-2007 Broadcom Corporation.
   8  *
   9  * Firmware is:
  10  *      Derived from proprietary unpublished source code,
  11  *      Copyright (C) 2000-2003 Broadcom Corporation.
  12  *
  13  *      Permission is hereby granted for the distribution of this firmware
  14  *      data in hexadecimal or equivalent format, provided this copyright
  15  *      notice is accompanying it.
  16  */
  17
  18
  19 #include <linux/module.h>
  20 #include <linux/moduleparam.h>
  21 #include <linux/kernel.h>
  22 #include <linux/types.h>
  23 #include <linux/compiler.h>
  24 #include <linux/slab.h>
  25 #include <linux/delay.h>
  26 #include <linux/in.h>
  27 #include <linux/init.h>
  28 #include <linux/ioport.h>
  29 #include <linux/pci.h>
  30 #include <linux/netdevice.h>
  31 #include <linux/etherdevice.h>
  32 #include <linux/skbuff.h>
  33 #include <linux/ethtool.h>
  34 #include <linux/mii.h>
  35 #include <linux/if_vlan.h>
  36 #include <linux/ip.h>
  37 #include <linux/tcp.h>
  38 #include <linux/workqueue.h>
  39 #include <linux/prefetch.h>
  40 #include <linux/dma-mapping.h>
  41
  42 #include <net/checksum.h>
  43 #include <net/ip.h>
  44
  45 #include <asm/system.h>
  46 #include <asm/io.h>
  47 #include <asm/byteorder.h>
  48 #include <asm/uaccess.h>
  49
  50 #ifdef CONFIG_SPARC
  51 #include <asm/idprom.h>
  52 #include <asm/prom.h>
  53 #endif
  54
  55 #if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
  56 #define TG3_VLAN_TAG_USED 1
  57 #else
  58 #define TG3_VLAN_TAG_USED 0
  59 #endif
  60
  61 #define TG3_TSO_SUPPORT 1
  62
  63 #include "tg3.h"
  64
  65 #define DRV_MODULE_NAME         "tg3"
  66 #define PFX DRV_MODULE_NAME     ": "
  67 #define DRV_MODULE_VERSION      "3.81"
  68 #define DRV_MODULE_RELDATE      "September 5, 2007"
  69
  70 #define TG3_DEF_MAC_MODE        0
  71 #define TG3_DEF_RX_MODE         0
  72 #define TG3_DEF_TX_MODE         0
  73 #define TG3_DEF_MSG_ENABLE        \
  74         (NETIF_MSG_DRV          | \
  75          NETIF_MSG_PROBE        | \
  76          NETIF_MSG_LINK         | \
  77          NETIF_MSG_TIMER        | \
  78          NETIF_MSG_IFDOWN       | \
  79          NETIF_MSG_IFUP         | \
  80          NETIF_MSG_RX_ERR       | \
  81          NETIF_MSG_TX_ERR)
  82
  83 /* length of time before we decide the hardware is borked,
  84  * and dev->tx_timeout() should be called to fix the problem
  85  */
  86 #define TG3_TX_TIMEOUT                  (5 * HZ)
  87
  88 /* hardware minimum and maximum for a single frame's data payload */
  89 #define TG3_MIN_MTU                     60
  90 #define TG3_MAX_MTU(tp) \
  91         ((tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) ? 9000 : 1500)
  92
  93 /* These numbers seem to be hard coded in the NIC firmware somehow.
  94  * You can't change the ring sizes, but you can change where you place
  95  * them in the NIC onboard memory.
  96  */
  97 #define TG3_RX_RING_SIZE                512
  98 #define TG3_DEF_RX_RING_PENDING         200
  99 #define TG3_RX_JUMBO_RING_SIZE          256
 100 #define TG3_DEF_RX_JUMBO_RING_PENDING   100
 101
 102 /* Do not place this n-ring entries value into the tp struct itself,
 103  * we really want to expose these constants to GCC so that modulo et
 104  * al.  operations are done with shifts and masks instead of with
 105  * hw multiply/modulo instructions.  Another solution would be to
 106  * replace things like '% foo' with '& (foo - 1)'.
 107  */
 108 #define TG3_RX_RCB_RING_SIZE(tp)        \
 109         ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ?  512 : 1024)
 110
 111 #define TG3_TX_RING_SIZE                512
 112 #define TG3_DEF_TX_RING_PENDING         (TG3_TX_RING_SIZE - 1)
 113
 114 #define TG3_RX_RING_BYTES       (sizeof(struct tg3_rx_buffer_desc) * \
 115                                  TG3_RX_RING_SIZE)
 116 #define TG3_RX_JUMBO_RING_BYTES (sizeof(struct tg3_rx_buffer_desc) * \
 117                                  TG3_RX_JUMBO_RING_SIZE)
 118 #define TG3_RX_RCB_RING_BYTES(tp) (sizeof(struct tg3_rx_buffer_desc) * \
 119                                    TG3_RX_RCB_RING_SIZE(tp))
 120 #define TG3_TX_RING_BYTES       (sizeof(struct tg3_tx_buffer_desc) * \
 121                                  TG3_TX_RING_SIZE)
 122 #define NEXT_TX(N)              (((N) + 1) & (TG3_TX_RING_SIZE - 1))
 123
 124 #define RX_PKT_BUF_SZ           (1536 + tp->rx_offset + 64)
 125 #define RX_JUMBO_PKT_BUF_SZ     (9046 + tp->rx_offset + 64)
 126
 127 /* minimum number of free TX descriptors required to wake up TX process */
 128 #define TG3_TX_WAKEUP_THRESH(tp)                ((tp)->tx_pending / 4)
 129
 130 /* number of ETHTOOL_GSTATS u64's */
 131 #define TG3_NUM_STATS           (sizeof(struct tg3_ethtool_stats)/sizeof(u64))
 132
 133 #define TG3_NUM_TEST            6
 134
 135 static char version[] __devinitdata =
 136         DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
 137
 138 MODULE_AUTHOR("David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)");
 139 MODULE_DESCRIPTION("Broadcom Tigon3 ethernet driver");
 140 MODULE_LICENSE("GPL");
 141 MODULE_VERSION(DRV_MODULE_VERSION);
 142
 143 static int tg3_debug = -1;      /* -1 == use TG3_DEF_MSG_ENABLE as value */
 144 module_param(tg3_debug, int, 0);
 145 MODULE_PARM_DESC(tg3_debug, "Tigon3 bitmapped debugging message enable value");
 146
 147 static struct pci_device_id tg3_pci_tbl[] = {
 148         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700)},
 149         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701)},
 150         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702)},
 151         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703)},
 152         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704)},
 153         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE)},
 154         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705)},
 155         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2)},
 156         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M)},
 157         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2)},
 158         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X)},
 159         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X)},
 160         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S)},
 161         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3)},
 162         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3)},
 163         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782)},
 164         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788)},
 165         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789)},
 166         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901)},
 167         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2)},
 168         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2)},
 169         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F)},
 170         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5720)},
 171         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721)},
 172         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5722)},
 173         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750)},
 174         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751)},
 175         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750M)},
 176         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M)},
 177         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F)},
 178         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752)},
 179         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M)},
 180         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753)},
 181         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M)},
 182         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F)},
 183         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754)},
 184         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754M)},
 185         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755)},
 186         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755M)},
 187         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5756)},
 188         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5786)},
 189         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787)},
 190         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787M)},
 191         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787F)},
 192         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714)},
 193         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714S)},
 194         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715)},
 195         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715S)},
 196         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780)},
 197         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S)},
 198         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781)},
 199         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906)},
 200         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906M)},
 201         {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX)},
 202         {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX)},
 203         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000)},
 204         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001)},
 205         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003)},
 206         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100)},
 207         {PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3)},
 208         {}
 209 };
 210
 211 MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
 212
 213 static const struct {
 214         const char string[ETH_GSTRING_LEN];
 215 } ethtool_stats_keys[TG3_NUM_STATS] = {
 216         { "rx_octets" },
 217         { "rx_fragments" },
 218         { "rx_ucast_packets" },
 219         { "rx_mcast_packets" },
 220         { "rx_bcast_packets" },
 221         { "rx_fcs_errors" },
 222         { "rx_align_errors" },
 223         { "rx_xon_pause_rcvd" },
 224         { "rx_xoff_pause_rcvd" },
 225         { "rx_mac_ctrl_rcvd" },
 226         { "rx_xoff_entered" },
 227         { "rx_frame_too_long_errors" },
 228         { "rx_jabbers" },
 229         { "rx_undersize_packets" },
 230         { "rx_in_length_errors" },
 231         { "rx_out_length_errors" },
 232         { "rx_64_or_less_octet_packets" },
 233         { "rx_65_to_127_octet_packets" },
 234         { "rx_128_to_255_octet_packets" },
 235         { "rx_256_to_511_octet_packets" },
 236         { "rx_512_to_1023_octet_packets" },
 237         { "rx_1024_to_1522_octet_packets" },
 238         { "rx_1523_to_2047_octet_packets" },
 239         { "rx_2048_to_4095_octet_packets" },
 240         { "rx_4096_to_8191_octet_packets" },
 241         { "rx_8192_to_9022_octet_packets" },
 242
 243         { "tx_octets" },
 244         { "tx_collisions" },
 245
 246         { "tx_xon_sent" },
 247         { "tx_xoff_sent" },
 248         { "tx_flow_control" },
 249         { "tx_mac_errors" },
 250         { "tx_single_collisions" },
 251         { "tx_mult_collisions" },
 252         { "tx_deferred" },
 253         { "tx_excessive_collisions" },
 254         { "tx_late_collisions" },
 255         { "tx_collide_2times" },
 256         { "tx_collide_3times" },
 257         { "tx_collide_4times" },
 258         { "tx_collide_5times" },
 259         { "tx_collide_6times" },
 260         { "tx_collide_7times" },
 261         { "tx_collide_8times" },
 262         { "tx_collide_9times" },
 263         { "tx_collide_10times" },
 264         { "tx_collide_11times" },
 265         { "tx_collide_12times" },
 266         { "tx_collide_13times" },
 267         { "tx_collide_14times" },
 268         { "tx_collide_15times" },
 269         { "tx_ucast_packets" },
 270         { "tx_mcast_packets" },
 271         { "tx_bcast_packets" },
 272         { "tx_carrier_sense_errors" },
 273         { "tx_discards" },
 274         { "tx_errors" },
 275
 276         { "dma_writeq_full" },
 277         { "dma_write_prioq_full" },
 278         { "rxbds_empty" },
 279         { "rx_discards" },
 280         { "rx_errors" },
 281         { "rx_threshold_hit" },
 282
 283         { "dma_readq_full" },
 284         { "dma_read_prioq_full" },
 285         { "tx_comp_queue_full" },
 286
 287         { "ring_set_send_prod_index" },
 288         { "ring_status_update" },
 289         { "nic_irqs" },
 290         { "nic_avoided_irqs" },
 291         { "nic_tx_threshold_hit" }
 292 };
 293
 294 static const struct {
 295         const char string[ETH_GSTRING_LEN];
 296 } ethtool_test_keys[TG3_NUM_TEST] = {
 297         { "nvram test     (online) " },
 298         { "link test      (online) " },
 299         { "register test  (offline)" },
 300         { "memory test    (offline)" },
 301         { "loopback test  (offline)" },
 302         { "interrupt test (offline)" },
 303 };
 304
 305 static void tg3_write32(struct tg3 *tp, u32 off, u32 val)
 306 {
 307         writel(val, tp->regs + off);
 308 }
 309
 310 static u32 tg3_read32(struct tg3 *tp, u32 off)
 311 {
 312         return (readl(tp->regs + off));
 313 }
 314
 315 static void tg3_write_indirect_reg32(struct tg3 *tp, u32 off, u32 val)
 316 {
 317         unsigned long flags;
 318
 319         spin_lock_irqsave(&tp->indirect_lock, flags);
 320         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 321         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 322         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 323 }
 324
 325 static void tg3_write_flush_reg32(struct tg3 *tp, u32 off, u32 val)
 326 {
 327         writel(val, tp->regs + off);
 328         readl(tp->regs + off);
 329 }
 330
 331 static u32 tg3_read_indirect_reg32(struct tg3 *tp, u32 off)
 332 {
 333         unsigned long flags;
 334         u32 val;
 335
 336         spin_lock_irqsave(&tp->indirect_lock, flags);
 337         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 338         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 339         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 340         return val;
 341 }
 342
 343 static void tg3_write_indirect_mbox(struct tg3 *tp, u32 off, u32 val)
 344 {
 345         unsigned long flags;
 346
 347         if (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
 348                 pci_write_config_dword(tp->pdev, TG3PCI_RCV_RET_RING_CON_IDX +
 349                                        TG3_64BIT_REG_LOW, val);
 350                 return;
 351         }
 352         if (off == (MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW)) {
 353                 pci_write_config_dword(tp->pdev, TG3PCI_STD_RING_PROD_IDX +
 354                                        TG3_64BIT_REG_LOW, val);
 355                 return;
 356         }
 357
 358         spin_lock_irqsave(&tp->indirect_lock, flags);
 359         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 360         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 361         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 362
 363         /* In indirect mode when disabling interrupts, we also need
 364          * to clear the interrupt bit in the GRC local ctrl register.
 365          */
 366         if ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &&
 367             (val == 0x1)) {
 368                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_LOCAL_CTRL,
 369                                        tp->grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
 370         }
 371 }
 372
 373 static u32 tg3_read_indirect_mbox(struct tg3 *tp, u32 off)
 374 {
 375         unsigned long flags;
 376         u32 val;
 377
 378         spin_lock_irqsave(&tp->indirect_lock, flags);
 379         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 380         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 381         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 382         return val;
 383 }
 384
 385 /* usec_wait specifies the wait time in usec when writing to certain registers
 386  * where it is unsafe to read back the register without some delay.
 387  * GRC_LOCAL_CTRL is one example if the GPIOs are toggled to switch power.
 388  * TG3PCI_CLOCK_CTRL is another example if the clock frequencies are changed.
 389  */
 390 static void _tw32_flush(struct tg3 *tp, u32 off, u32 val, u32 usec_wait)
 391 {
 392         if ((tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) ||
 393             (tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 394                 /* Non-posted methods */
 395                 tp->write32(tp, off, val);
 396         else {
 397                 /* Posted method */
 398                 tg3_write32(tp, off, val);
 399                 if (usec_wait)
 400                         udelay(usec_wait);
 401                 tp->read32(tp, off);
 402         }
 403         /* Wait again after the read for the posted method to guarantee that
 404          * the wait time is met.
 405          */
 406         if (usec_wait)
 407                 udelay(usec_wait);
 408 }
 409
 410 static inline void tw32_mailbox_flush(struct tg3 *tp, u32 off, u32 val)
 411 {
 412         tp->write32_mbox(tp, off, val);
 413         if (!(tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER) &&
 414             !(tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 415                 tp->read32_mbox(tp, off);
 416 }
 417
 418 static void tg3_write32_tx_mbox(struct tg3 *tp, u32 off, u32 val)
 419 {
 420         void __iomem *mbox = tp->regs + off;
 421         writel(val, mbox);
 422         if (tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG)
 423                 writel(val, mbox);
 424         if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
 425                 readl(mbox);
 426 }
 427
 428 static u32 tg3_read32_mbox_5906(struct tg3 *tp, u32 off)
 429 {
 430         return (readl(tp->regs + off + GRCMBOX_BASE));
 431 }
 432
 433 static void tg3_write32_mbox_5906(struct tg3 *tp, u32 off, u32 val)
 434 {
 435         writel(val, tp->regs + off + GRCMBOX_BASE);
 436 }
 437
 438 #define tw32_mailbox(reg, val)  tp->write32_mbox(tp, reg, val)
 439 #define tw32_mailbox_f(reg, val)        tw32_mailbox_flush(tp, (reg), (val))
 440 #define tw32_rx_mbox(reg, val)  tp->write32_rx_mbox(tp, reg, val)
 441 #define tw32_tx_mbox(reg, val)  tp->write32_tx_mbox(tp, reg, val)
 442 #define tr32_mailbox(reg)       tp->read32_mbox(tp, reg)
 443
 444 #define tw32(reg,val)           tp->write32(tp, reg, val)
 445 #define tw32_f(reg,val)         _tw32_flush(tp,(reg),(val), 0)
 446 #define tw32_wait_f(reg,val,us) _tw32_flush(tp,(reg),(val), (us))
 447 #define tr32(reg)               tp->read32(tp, reg)
 448
 449 static void tg3_write_mem(struct tg3 *tp, u32 off, u32 val)
 450 {
 451         unsigned long flags;
 452
 453         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) &&
 454             (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC))
 455                 return;
 456
 457         spin_lock_irqsave(&tp->indirect_lock, flags);
 458         if (tp->tg3_flags & TG3_FLAG_SRAM_USE_CONFIG) {
 459                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 460                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 461
 462                 /* Always leave this as zero. */
 463                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 464         } else {
 465                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
 466                 tw32_f(TG3PCI_MEM_WIN_DATA, val);
 467
 468                 /* Always leave this as zero. */
 469                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
 470         }
 471         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 472 }
 473
 474 static void tg3_read_mem(struct tg3 *tp, u32 off, u32 *val)
 475 {
 476         unsigned long flags;
 477
 478         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) &&
 479             (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC)) {
 480                 *val = 0;
 481                 return;
 482         }
 483
 484         spin_lock_irqsave(&tp->indirect_lock, flags);
 485         if (tp->tg3_flags & TG3_FLAG_SRAM_USE_CONFIG) {
 486                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 487                 pci_read_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 488
 489                 /* Always leave this as zero. */
 490                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 491         } else {
 492                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
 493                 *val = tr32(TG3PCI_MEM_WIN_DATA);
 494
 495                 /* Always leave this as zero. */
 496                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
 497         }
 498         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 499 }
 500
 501 static void tg3_disable_ints(struct tg3 *tp)
 502 {
 503         tw32(TG3PCI_MISC_HOST_CTRL,
 504              (tp->misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
 505         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
 506 }
 507
 508 static inline void tg3_cond_int(struct tg3 *tp)
 509 {
 510         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 511             (tp->hw_status->status & SD_STATUS_UPDATED))
 512                 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
 513         else
 514                 tw32(HOSTCC_MODE, tp->coalesce_mode |
 515                      (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
 516 }
 517
 518 static void tg3_enable_ints(struct tg3 *tp)
 519 {
 520         tp->irq_sync = 0;
 521         wmb();
 522
 523         tw32(TG3PCI_MISC_HOST_CTRL,
 524              (tp->misc_host_ctrl & ~MISC_HOST_CTRL_MASK_PCI_INT));
 525         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 526                        (tp->last_tag << 24));
 527         if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI)
 528                 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 529                                (tp->last_tag << 24));
 530         tg3_cond_int(tp);
 531 }
 532
 533 static inline unsigned int tg3_has_work(struct tg3 *tp)
 534 {
 535         struct tg3_hw_status *sblk = tp->hw_status;
 536         unsigned int work_exists = 0;
 537
 538         /* check for phy events */
 539         if (!(tp->tg3_flags &
 540               (TG3_FLAG_USE_LINKCHG_REG |
 541                TG3_FLAG_POLL_SERDES))) {
 542                 if (sblk->status & SD_STATUS_LINK_CHG)
 543                         work_exists = 1;
 544         }
 545         /* check for RX/TX work to do */
 546         if (sblk->idx[0].tx_consumer != tp->tx_cons ||
 547             sblk->idx[0].rx_producer != tp->rx_rcb_ptr)
 548                 work_exists = 1;
 549
 550         return work_exists;
 551 }
 552
 553 /* tg3_restart_ints
 554  *  similar to tg3_enable_ints, but it accurately determines whether there
 555  *  is new work pending and can return without flushing the PIO write
 556  *  which reenables interrupts
 557  */
 558 static void tg3_restart_ints(struct tg3 *tp)
 559 {
 560         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 561                      tp->last_tag << 24);
 562         mmiowb();
 563
 564         /* When doing tagged status, this work check is unnecessary.
 565          * The last_tag we write above tells the chip which piece of
 566          * work we've completed.
 567          */
 568         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 569             tg3_has_work(tp))
 570                 tw32(HOSTCC_MODE, tp->coalesce_mode |
 571                      (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
 572 }
 573
 574 static inline void tg3_netif_stop(struct tg3 *tp)
 575 {
 576         tp->dev->trans_start = jiffies; /* prevent tx timeout */
 577         napi_disable(&tp->napi);
 578         netif_tx_disable(tp->dev);
 579 }
 580
 581 static inline void tg3_netif_start(struct tg3 *tp)
 582 {
 583         netif_wake_queue(tp->dev);
 584         /* NOTE: unconditional netif_wake_queue is only appropriate
 585          * so long as all callers are assured to have free tx slots
 586          * (such as after tg3_init_hw)
 587          */
 588         napi_enable(&tp->napi);
 589         tp->hw_status->status |= SD_STATUS_UPDATED;
 590         tg3_enable_ints(tp);
 591 }
 592
 593 static void tg3_switch_clocks(struct tg3 *tp)
 594 {
 595         u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
 596         u32 orig_clock_ctrl;
 597
 598         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
 599                 return;
 600
 601         orig_clock_ctrl = clock_ctrl;
 602         clock_ctrl &= (CLOCK_CTRL_FORCE_CLKRUN |
 603                        CLOCK_CTRL_CLKRUN_OENABLE |
 604                        0x1f);
 605         tp->pci_clock_ctrl = clock_ctrl;
 606
 607         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
 608                 if (orig_clock_ctrl & CLOCK_CTRL_625_CORE) {
 609                         tw32_wait_f(TG3PCI_CLOCK_CTRL,
 610                                     clock_ctrl | CLOCK_CTRL_625_CORE, 40);
 611                 }
 612         } else if ((orig_clock_ctrl & CLOCK_CTRL_44MHZ_CORE) != 0) {
 613                 tw32_wait_f(TG3PCI_CLOCK_CTRL,
 614                             clock_ctrl |
 615                             (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK),
 616                             40);
 617                 tw32_wait_f(TG3PCI_CLOCK_CTRL,
 618                             clock_ctrl | (CLOCK_CTRL_ALTCLK),
 619                             40);
 620         }
 621         tw32_wait_f(TG3PCI_CLOCK_CTRL, clock_ctrl, 40);
 622 }
 623
 624 #define PHY_BUSY_LOOPS  5000
 625
 626 static int tg3_readphy(struct tg3 *tp, int reg, u32 *val)
 627 {
 628         u32 frame_val;
 629         unsigned int loops;
 630         int ret;
 631
 632         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 633                 tw32_f(MAC_MI_MODE,
 634                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 635                 udelay(80);
 636         }
 637
 638         *val = 0x0;
 639
 640         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 641                       MI_COM_PHY_ADDR_MASK);
 642         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 643                       MI_COM_REG_ADDR_MASK);
 644         frame_val |= (MI_COM_CMD_READ | MI_COM_START);
 645
 646         tw32_f(MAC_MI_COM, frame_val);
 647
 648         loops = PHY_BUSY_LOOPS;
 649         while (loops != 0) {
 650                 udelay(10);
 651                 frame_val = tr32(MAC_MI_COM);
 652
 653                 if ((frame_val & MI_COM_BUSY) == 0) {
 654                         udelay(5);
 655                         frame_val = tr32(MAC_MI_COM);
 656                         break;
 657                 }
 658                 loops -= 1;
 659         }
 660
 661         ret = -EBUSY;
 662         if (loops != 0) {
 663                 *val = frame_val & MI_COM_DATA_MASK;
 664                 ret = 0;
 665         }
 666
 667         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 668                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 669                 udelay(80);
 670         }
 671
 672         return ret;
 673 }
 674
 675 static int tg3_writephy(struct tg3 *tp, int reg, u32 val)
 676 {
 677         u32 frame_val;
 678         unsigned int loops;
 679         int ret;
 680
 681         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906 &&
 682             (reg == MII_TG3_CTRL || reg == MII_TG3_AUX_CTRL))
 683                 return 0;
 684
 685         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 686                 tw32_f(MAC_MI_MODE,
 687                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 688                 udelay(80);
 689         }
 690
 691         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 692                       MI_COM_PHY_ADDR_MASK);
 693         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 694                       MI_COM_REG_ADDR_MASK);
 695         frame_val |= (val & MI_COM_DATA_MASK);
 696         frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
 697
 698         tw32_f(MAC_MI_COM, frame_val);
 699
 700         loops = PHY_BUSY_LOOPS;
 701         while (loops != 0) {
 702                 udelay(10);
 703                 frame_val = tr32(MAC_MI_COM);
 704                 if ((frame_val & MI_COM_BUSY) == 0) {
 705                         udelay(5);
 706                         frame_val = tr32(MAC_MI_COM);
 707                         break;
 708                 }
 709                 loops -= 1;
 710         }
 711
 712         ret = -EBUSY;
 713         if (loops != 0)
 714                 ret = 0;
 715
 716         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 717                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 718                 udelay(80);
 719         }
 720
 721         return ret;
 722 }
 723
 724 static void tg3_phy_toggle_automdix(struct tg3 *tp, int enable)
 725 {
 726         u32 phy;
 727
 728         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ||
 729             (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
 730                 return;
 731
 732         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
 733                 u32 ephy;
 734
 735                 if (!tg3_readphy(tp, MII_TG3_EPHY_TEST, &ephy)) {
 736                         tg3_writephy(tp, MII_TG3_EPHY_TEST,
 737                                      ephy | MII_TG3_EPHY_SHADOW_EN);
 738                         if (!tg3_readphy(tp, MII_TG3_EPHYTST_MISCCTRL, &phy)) {
 739                                 if (enable)
 740                                         phy |= MII_TG3_EPHYTST_MISCCTRL_MDIX;
 741                                 else
 742                                         phy &= ~MII_TG3_EPHYTST_MISCCTRL_MDIX;
 743                                 tg3_writephy(tp, MII_TG3_EPHYTST_MISCCTRL, phy);
 744                         }
 745                         tg3_writephy(tp, MII_TG3_EPHY_TEST, ephy);
 746                 }
 747         } else {
 748                 phy = MII_TG3_AUXCTL_MISC_RDSEL_MISC |
 749                       MII_TG3_AUXCTL_SHDWSEL_MISC;
 750                 if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, phy) &&
 751                     !tg3_readphy(tp, MII_TG3_AUX_CTRL, &phy)) {
 752                         if (enable)
 753                                 phy |= MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
 754                         else
 755                                 phy &= ~MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
 756                         phy |= MII_TG3_AUXCTL_MISC_WREN;
 757                         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
 758                 }
 759         }
 760 }
 761
 762 static void tg3_phy_set_wirespeed(struct tg3 *tp)
 763 {
 764         u32 val;
 765
 766         if (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED)
 767                 return;
 768
 769         if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x7007) &&
 770             !tg3_readphy(tp, MII_TG3_AUX_CTRL, &val))
 771                 tg3_writephy(tp, MII_TG3_AUX_CTRL,
 772                              (val | (1 << 15) | (1 << 4)));
 773 }
 774
 775 static int tg3_bmcr_reset(struct tg3 *tp)
 776 {
 777         u32 phy_control;
 778         int limit, err;
 779
 780         /* OK, reset it, and poll the BMCR_RESET bit until it
 781          * clears or we time out.
 782          */
 783         phy_control = BMCR_RESET;
 784         err = tg3_writephy(tp, MII_BMCR, phy_control);
 785         if (err != 0)
 786                 return -EBUSY;
 787
 788         limit = 5000;
 789         while (limit--) {
 790                 err = tg3_readphy(tp, MII_BMCR, &phy_control);
 791                 if (err != 0)
 792                         return -EBUSY;
 793
 794                 if ((phy_control & BMCR_RESET) == 0) {
 795                         udelay(40);
 796                         break;
 797                 }
 798                 udelay(10);
 799         }
 800         if (limit <= 0)
 801                 return -EBUSY;
 802
 803         return 0;
 804 }
 805
 806 static int tg3_wait_macro_done(struct tg3 *tp)
 807 {
 808         int limit = 100;
 809
 810         while (limit--) {
 811                 u32 tmp32;
 812
 813                 if (!tg3_readphy(tp, 0x16, &tmp32)) {
 814                         if ((tmp32 & 0x1000) == 0)
 815                                 break;
 816                 }
 817         }
 818         if (limit <= 0)
 819                 return -EBUSY;
 820
 821         return 0;
 822 }
 823
 824 static int tg3_phy_write_and_check_testpat(struct tg3 *tp, int *resetp)
 825 {
 826         static const u32 test_pat[4][6] = {
 827         { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
 828         { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
 829         { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
 830         { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
 831         };
 832         int chan;
 833
 834         for (chan = 0; chan < 4; chan++) {
 835                 int i;
 836
 837                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 838                              (chan * 0x2000) | 0x0200);
 839                 tg3_writephy(tp, 0x16, 0x0002);
 840
 841                 for (i = 0; i < 6; i++)
 842                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
 843                                      test_pat[chan][i]);
 844
 845                 tg3_writephy(tp, 0x16, 0x0202);
 846                 if (tg3_wait_macro_done(tp)) {
 847                         *resetp = 1;
 848                         return -EBUSY;
 849                 }
 850
 851                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 852                              (chan * 0x2000) | 0x0200);
 853                 tg3_writephy(tp, 0x16, 0x0082);
 854                 if (tg3_wait_macro_done(tp)) {
 855                         *resetp = 1;
 856                         return -EBUSY;
 857                 }
 858
 859                 tg3_writephy(tp, 0x16, 0x0802);
 860                 if (tg3_wait_macro_done(tp)) {
 861                         *resetp = 1;
 862                         return -EBUSY;
 863                 }
 864
 865                 for (i = 0; i < 6; i += 2) {
 866                         u32 low, high;
 867
 868                         if (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &low) ||
 869                             tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &high) ||
 870                             tg3_wait_macro_done(tp)) {
 871                                 *resetp = 1;
 872                                 return -EBUSY;
 873                         }
 874                         low &= 0x7fff;
 875                         high &= 0x000f;
 876                         if (low != test_pat[chan][i] ||
 877                             high != test_pat[chan][i+1]) {
 878                                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
 879                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
 880                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
 881
 882                                 return -EBUSY;
 883                         }
 884                 }
 885         }
 886
 887         return 0;
 888 }
 889
 890 static int tg3_phy_reset_chanpat(struct tg3 *tp)
 891 {
 892         int chan;
 893
 894         for (chan = 0; chan < 4; chan++) {
 895                 int i;
 896
 897                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
 898                              (chan * 0x2000) | 0x0200);
 899                 tg3_writephy(tp, 0x16, 0x0002);
 900                 for (i = 0; i < 6; i++)
 901                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
 902                 tg3_writephy(tp, 0x16, 0x0202);
 903                 if (tg3_wait_macro_done(tp))
 904                         return -EBUSY;
 905         }
 906
 907         return 0;
 908 }
 909
 910 static int tg3_phy_reset_5703_4_5(struct tg3 *tp)
 911 {
 912         u32 reg32, phy9_orig;
 913         int retries, do_phy_reset, err;
 914
 915         retries = 10;
 916         do_phy_reset = 1;
 917         do {
 918                 if (do_phy_reset) {
 919                         err = tg3_bmcr_reset(tp);
 920                         if (err)
 921                                 return err;
 922                         do_phy_reset = 0;
 923                 }
 924
 925                 /* Disable transmitter and interrupt.  */
 926                 if (tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32))
 927                         continue;
 928
 929                 reg32 |= 0x3000;
 930                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
 931
 932                 /* Set full-duplex, 1000 mbps.  */
 933                 tg3_writephy(tp, MII_BMCR,
 934                              BMCR_FULLDPLX | TG3_BMCR_SPEED1000);
 935
 936                 /* Set to master mode.  */
 937                 if (tg3_readphy(tp, MII_TG3_CTRL, &phy9_orig))
 938                         continue;
 939
 940                 tg3_writephy(tp, MII_TG3_CTRL,
 941                              (MII_TG3_CTRL_AS_MASTER |
 942                               MII_TG3_CTRL_ENABLE_AS_MASTER));
 943
 944                 /* Enable SM_DSP_CLOCK and 6dB.  */
 945                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
 946
 947                 /* Block the PHY control access.  */
 948                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
 949                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0800);
 950
 951                 err = tg3_phy_write_and_check_testpat(tp, &do_phy_reset);
 952                 if (!err)
 953                         break;
 954         } while (--retries);
 955
 956         err = tg3_phy_reset_chanpat(tp);
 957         if (err)
 958                 return err;
 959
 960         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
 961         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0000);
 962
 963         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
 964         tg3_writephy(tp, 0x16, 0x0000);
 965
 966         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
 967             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
 968                 /* Set Extended packet length bit for jumbo frames */
 969                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4400);
 970         }
 971         else {
 972                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
 973         }
 974
 975         tg3_writephy(tp, MII_TG3_CTRL, phy9_orig);
 976
 977         if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32)) {
 978                 reg32 &= ~0x3000;
 979                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
 980         } else if (!err)
 981                 err = -EBUSY;
 982
 983         return err;
 984 }
 985
 986 static void tg3_link_report(struct tg3 *);
 987
 988 /* This will reset the tigon3 PHY if there is no valid
 989  * link unless the FORCE argument is non-zero.
 990  */
 991 static int tg3_phy_reset(struct tg3 *tp)
 992 {
 993         u32 phy_status;
 994         int err;
 995
 996         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
 997                 u32 val;
 998
 999                 val = tr32(GRC_MISC_CFG);
1000                 tw32_f(GRC_MISC_CFG, val & ~GRC_MISC_CFG_EPHY_IDDQ);
1001                 udelay(40);
1002         }
1003         err  = tg3_readphy(tp, MII_BMSR, &phy_status);
1004         err |= tg3_readphy(tp, MII_BMSR, &phy_status);
1005         if (err != 0)
1006                 return -EBUSY;
1007
1008         if (netif_running(tp->dev) && netif_carrier_ok(tp->dev)) {
1009                 netif_carrier_off(tp->dev);
1010                 tg3_link_report(tp);
1011         }
1012
1013         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
1014             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
1015             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
1016                 err = tg3_phy_reset_5703_4_5(tp);
1017                 if (err)
1018                         return err;
1019                 goto out;
1020         }
1021
1022         err = tg3_bmcr_reset(tp);
1023         if (err)
1024                 return err;
1025
1026 out:
1027         if (tp->tg3_flags2 & TG3_FLG2_PHY_ADC_BUG) {
1028                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1029                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1030                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x2aaa);
1031                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1032                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0323);
1033                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1034         }
1035         if (tp->tg3_flags2 & TG3_FLG2_PHY_5704_A0_BUG) {
1036                 tg3_writephy(tp, 0x1c, 0x8d68);
1037                 tg3_writephy(tp, 0x1c, 0x8d68);
1038         }
1039         if (tp->tg3_flags2 & TG3_FLG2_PHY_BER_BUG) {
1040                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1041                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1042                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x310b);
1043                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1044                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x9506);
1045                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x401f);
1046                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x14e2);
1047                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1048         }
1049         else if (tp->tg3_flags2 & TG3_FLG2_PHY_JITTER_BUG) {
1050                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1051                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1052                 if (tp->tg3_flags2 & TG3_FLG2_PHY_ADJUST_TRIM) {
1053                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x110b);
1054                         tg3_writephy(tp, MII_TG3_TEST1,
1055                                      MII_TG3_TEST1_TRIM_EN | 0x4);
1056                 } else
1057                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x010b);
1058                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1059         }
1060         /* Set Extended packet length bit (bit 14) on all chips that */
1061         /* support jumbo frames */
1062         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
1063                 /* Cannot do read-modify-write on 5401 */
1064                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
1065         } else if (tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) {
1066                 u32 phy_reg;
1067
1068                 /* Set bit 14 with read-modify-write to preserve other bits */
1069                 if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0007) &&
1070                     !tg3_readphy(tp, MII_TG3_AUX_CTRL, &phy_reg))
1071                         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy_reg | 0x4000);
1072         }
1073
1074         /* Set phy register 0x10 bit 0 to high fifo elasticity to support
1075          * jumbo frames transmission.
1076          */
1077         if (tp->tg3_flags2 & TG3_FLG2_JUMBO_CAPABLE) {
1078                 u32 phy_reg;
1079
1080                 if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &phy_reg))
1081                     tg3_writephy(tp, MII_TG3_EXT_CTRL,
1082                                  phy_reg | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
1083         }
1084
1085         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1086                 /* adjust output voltage */
1087                 tg3_writephy(tp, MII_TG3_EPHY_PTEST, 0x12);
1088         }
1089
1090         tg3_phy_toggle_automdix(tp, 1);
1091         tg3_phy_set_wirespeed(tp);
1092         return 0;
1093 }
1094
1095 static void tg3_frob_aux_power(struct tg3 *tp)
1096 {
1097         struct tg3 *tp_peer = tp;
1098
1099         if ((tp->tg3_flags2 & TG3_FLG2_IS_NIC) == 0)
1100                 return;
1101
1102         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
1103             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714)) {
1104                 struct net_device *dev_peer;
1105
1106                 dev_peer = pci_get_drvdata(tp->pdev_peer);
1107                 /* remove_one() may have been run on the peer. */
1108                 if (!dev_peer)
1109                         tp_peer = tp;
1110                 else
1111                         tp_peer = netdev_priv(dev_peer);
1112         }
1113
1114         if ((tp->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0 ||
1115             (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0 ||
1116             (tp_peer->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0 ||
1117             (tp_peer->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0) {
1118                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1119                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1120                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1121                                     (GRC_LCLCTRL_GPIO_OE0 |
1122                                      GRC_LCLCTRL_GPIO_OE1 |
1123                                      GRC_LCLCTRL_GPIO_OE2 |
1124                                      GRC_LCLCTRL_GPIO_OUTPUT0 |
1125                                      GRC_LCLCTRL_GPIO_OUTPUT1),
1126                                     100);
1127                 } else {
1128                         u32 no_gpio2;
1129                         u32 grc_local_ctrl = 0;
1130
1131                         if (tp_peer != tp &&
1132                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
1133                                 return;
1134
1135                         /* Workaround to prevent overdrawing Amps. */
1136                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
1137                             ASIC_REV_5714) {
1138                                 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
1139                                 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1140                                             grc_local_ctrl, 100);
1141                         }
1142
1143                         /* On 5753 and variants, GPIO2 cannot be used. */
1144                         no_gpio2 = tp->nic_sram_data_cfg &
1145                                     NIC_SRAM_DATA_CFG_NO_GPIO2;
1146
1147                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
1148                                          GRC_LCLCTRL_GPIO_OE1 |
1149                                          GRC_LCLCTRL_GPIO_OE2 |
1150                                          GRC_LCLCTRL_GPIO_OUTPUT1 |
1151                                          GRC_LCLCTRL_GPIO_OUTPUT2;
1152                         if (no_gpio2) {
1153                                 grc_local_ctrl &= ~(GRC_LCLCTRL_GPIO_OE2 |
1154                                                     GRC_LCLCTRL_GPIO_OUTPUT2);
1155                         }
1156                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1157                                                     grc_local_ctrl, 100);
1158
1159                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
1160
1161                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1162                                                     grc_local_ctrl, 100);
1163
1164                         if (!no_gpio2) {
1165                                 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT2;
1166                                 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1167                                             grc_local_ctrl, 100);
1168                         }
1169                 }
1170         } else {
1171                 if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
1172                     GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
1173                         if (tp_peer != tp &&
1174                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
1175                                 return;
1176
1177                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1178                                     (GRC_LCLCTRL_GPIO_OE1 |
1179                                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
1180
1181                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1182                                     GRC_LCLCTRL_GPIO_OE1, 100);
1183
1184                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1185                                     (GRC_LCLCTRL_GPIO_OE1 |
1186                                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
1187                 }
1188         }
1189 }
1190
1191 static int tg3_5700_link_polarity(struct tg3 *tp, u32 speed)
1192 {
1193         if (tp->led_ctrl == LED_CTRL_MODE_PHY_2)
1194                 return 1;
1195         else if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411) {
1196                 if (speed != SPEED_10)
1197                         return 1;
1198         } else if (speed == SPEED_10)
1199                 return 1;
1200
1201         return 0;
1202 }
1203
1204 static int tg3_setup_phy(struct tg3 *, int);
1205
1206 #define RESET_KIND_SHUTDOWN     0
1207 #define RESET_KIND_INIT         1
1208 #define RESET_KIND_SUSPEND      2
1209
1210 static void tg3_write_sig_post_reset(struct tg3 *, int);
1211 static int tg3_halt_cpu(struct tg3 *, u32);
1212 static int tg3_nvram_lock(struct tg3 *);
1213 static void tg3_nvram_unlock(struct tg3 *);
1214
1215 static void tg3_power_down_phy(struct tg3 *tp)
1216 {
1217         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
1218                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
1219                         u32 sg_dig_ctrl = tr32(SG_DIG_CTRL);
1220                         u32 serdes_cfg = tr32(MAC_SERDES_CFG);
1221
1222                         sg_dig_ctrl |=
1223                                 SG_DIG_USING_HW_AUTONEG | SG_DIG_SOFT_RESET;
1224                         tw32(SG_DIG_CTRL, sg_dig_ctrl);
1225                         tw32(MAC_SERDES_CFG, serdes_cfg | (1 << 15));
1226                 }
1227                 return;
1228         }
1229
1230         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1231                 u32 val;
1232
1233                 tg3_bmcr_reset(tp);
1234                 val = tr32(GRC_MISC_CFG);
1235                 tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
1236                 udelay(40);
1237                 return;
1238         } else {
1239                 tg3_writephy(tp, MII_TG3_EXT_CTRL,
1240                              MII_TG3_EXT_CTRL_FORCE_LED_OFF);
1241                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x01b2);
1242         }
1243
1244         /* The PHY should not be powered down on some chips because
1245          * of bugs.
1246          */
1247         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1248             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
1249             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780 &&
1250              (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)))
1251                 return;
1252         tg3_writephy(tp, MII_BMCR, BMCR_PDOWN);
1253 }
1254
1255 static int tg3_set_power_state(struct tg3 *tp, pci_power_t state)
1256 {
1257         u32 misc_host_ctrl;
1258         u16 power_control, power_caps;
1259         int pm = tp->pm_cap;
1260
1261         /* Make sure register accesses (indirect or otherwise)
1262          * will function correctly.
1263          */
1264         pci_write_config_dword(tp->pdev,
1265                                TG3PCI_MISC_HOST_CTRL,
1266                                tp->misc_host_ctrl);
1267
1268         pci_read_config_word(tp->pdev,
1269                              pm + PCI_PM_CTRL,
1270                              &power_control);
1271         power_control |= PCI_PM_CTRL_PME_STATUS;
1272         power_control &= ~(PCI_PM_CTRL_STATE_MASK);
1273         switch (state) {
1274         case PCI_D0:
1275                 power_control |= 0;
1276                 pci_write_config_word(tp->pdev,
1277                                       pm + PCI_PM_CTRL,
1278                                       power_control);
1279                 udelay(100);    /* Delay after power state change */
1280
1281                 /* Switch out of Vaux if it is a NIC */
1282                 if (tp->tg3_flags2 & TG3_FLG2_IS_NIC)
1283                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl, 100);
1284
1285                 return 0;
1286
1287         case PCI_D1:
1288                 power_control |= 1;
1289                 break;
1290
1291         case PCI_D2:
1292                 power_control |= 2;
1293                 break;
1294
1295         case PCI_D3hot:
1296                 power_control |= 3;
1297                 break;
1298
1299         default:
1300                 printk(KERN_WARNING PFX "%s: Invalid power state (%d) "
1301                        "requested.\n",
1302                        tp->dev->name, state);
1303                 return -EINVAL;
1304         };
1305
1306         power_control |= PCI_PM_CTRL_PME_ENABLE;
1307
1308         misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
1309         tw32(TG3PCI_MISC_HOST_CTRL,
1310              misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
1311
1312         if (tp->link_config.phy_is_low_power == 0) {
1313                 tp->link_config.phy_is_low_power = 1;
1314                 tp->link_config.orig_speed = tp->link_config.speed;
1315                 tp->link_config.orig_duplex = tp->link_config.duplex;
1316                 tp->link_config.orig_autoneg = tp->link_config.autoneg;
1317         }
1318
1319         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)) {
1320                 tp->link_config.speed = SPEED_10;
1321                 tp->link_config.duplex = DUPLEX_HALF;
1322                 tp->link_config.autoneg = AUTONEG_ENABLE;
1323                 tg3_setup_phy(tp, 0);
1324         }
1325
1326         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1327                 u32 val;
1328
1329                 val = tr32(GRC_VCPU_EXT_CTRL);
1330                 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_DISABLE_WOL);
1331         } else if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
1332                 int i;
1333                 u32 val;
1334
1335                 for (i = 0; i < 200; i++) {
1336                         tg3_read_mem(tp, NIC_SRAM_FW_ASF_STATUS_MBOX, &val);
1337                         if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
1338                                 break;
1339                         msleep(1);
1340                 }
1341         }
1342         if (tp->tg3_flags & TG3_FLAG_WOL_CAP)
1343                 tg3_write_mem(tp, NIC_SRAM_WOL_MBOX, WOL_SIGNATURE |
1344                                                      WOL_DRV_STATE_SHUTDOWN |
1345                                                      WOL_DRV_WOL |
1346                                                      WOL_SET_MAGIC_PKT);
1347
1348         pci_read_config_word(tp->pdev, pm + PCI_PM_PMC, &power_caps);
1349
1350         if (tp->tg3_flags & TG3_FLAG_WOL_ENABLE) {
1351                 u32 mac_mode;
1352
1353                 if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
1354                         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x5a);
1355                         udelay(40);
1356
1357                         if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
1358                                 mac_mode = MAC_MODE_PORT_MODE_GMII;
1359                         else
1360                                 mac_mode = MAC_MODE_PORT_MODE_MII;
1361
1362                         mac_mode |= tp->mac_mode & MAC_MODE_LINK_POLARITY;
1363                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
1364                             ASIC_REV_5700) {
1365                                 u32 speed = (tp->tg3_flags &
1366                                              TG3_FLAG_WOL_SPEED_100MB) ?
1367                                              SPEED_100 : SPEED_10;
1368                                 if (tg3_5700_link_polarity(tp, speed))
1369                                         mac_mode |= MAC_MODE_LINK_POLARITY;
1370                                 else
1371                                         mac_mode &= ~MAC_MODE_LINK_POLARITY;
1372                         }
1373                 } else {
1374                         mac_mode = MAC_MODE_PORT_MODE_TBI;
1375                 }
1376
1377                 if (!(tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
1378                         tw32(MAC_LED_CTRL, tp->led_ctrl);
1379
1380                 if (((power_caps & PCI_PM_CAP_PME_D3cold) &&
1381                      (tp->tg3_flags & TG3_FLAG_WOL_ENABLE)))
1382                         mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
1383
1384                 tw32_f(MAC_MODE, mac_mode);
1385                 udelay(100);
1386
1387                 tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
1388                 udelay(10);
1389         }
1390
1391         if (!(tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB) &&
1392             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1393              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
1394                 u32 base_val;
1395
1396                 base_val = tp->pci_clock_ctrl;
1397                 base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
1398                              CLOCK_CTRL_TXCLK_DISABLE);
1399
1400                 tw32_wait_f(TG3PCI_CLOCK_CTRL, base_val | CLOCK_CTRL_ALTCLK |
1401                             CLOCK_CTRL_PWRDOWN_PLL133, 40);
1402         } else if ((tp->tg3_flags2 & TG3_FLG2_5780_CLASS) ||
1403                    (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)) {
1404                 /* do nothing */
1405         } else if (!((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
1406                      (tp->tg3_flags & TG3_FLAG_ENABLE_ASF))) {
1407                 u32 newbits1, newbits2;
1408
1409                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1410                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1411                         newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
1412                                     CLOCK_CTRL_TXCLK_DISABLE |
1413                                     CLOCK_CTRL_ALTCLK);
1414                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
1415                 } else if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
1416                         newbits1 = CLOCK_CTRL_625_CORE;
1417                         newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
1418                 } else {
1419                         newbits1 = CLOCK_CTRL_ALTCLK;
1420                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
1421                 }
1422
1423                 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits1,
1424                             40);
1425
1426                 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits2,
1427                             40);
1428
1429                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
1430                         u32 newbits3;
1431
1432                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1433                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1434                                 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
1435                                             CLOCK_CTRL_TXCLK_DISABLE |
1436                                             CLOCK_CTRL_44MHZ_CORE);
1437                         } else {
1438                                 newbits3 = CLOCK_CTRL_44MHZ_CORE;
1439                         }
1440
1441                         tw32_wait_f(TG3PCI_CLOCK_CTRL,
1442                                     tp->pci_clock_ctrl | newbits3, 40);
1443                 }
1444         }
1445
1446         if (!(tp->tg3_flags & TG3_FLAG_WOL_ENABLE) &&
1447             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
1448                 tg3_power_down_phy(tp);
1449
1450         tg3_frob_aux_power(tp);
1451
1452         /* Workaround for unstable PLL clock */
1453         if ((GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_AX) ||
1454             (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_BX)) {
1455                 u32 val = tr32(0x7d00);
1456
1457                 val &= ~((1 << 16) | (1 << 4) | (1 << 2) | (1 << 1) | 1);
1458                 tw32(0x7d00, val);
1459                 if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
1460                         int err;
1461
1462                         err = tg3_nvram_lock(tp);
1463                         tg3_halt_cpu(tp, RX_CPU_BASE);
1464                         if (!err)
1465                                 tg3_nvram_unlock(tp);
1466                 }
1467         }
1468
1469         tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
1470
1471         /* Finally, set the new power state. */
1472         pci_write_config_word(tp->pdev, pm + PCI_PM_CTRL, power_control);
1473         udelay(100);    /* Delay after power state change */
1474
1475         return 0;
1476 }
1477
1478 static void tg3_link_report(struct tg3 *tp)
1479 {
1480         if (!netif_carrier_ok(tp->dev)) {
1481                 if (netif_msg_link(tp))
1482                         printk(KERN_INFO PFX "%s: Link is down.\n",
1483                                tp->dev->name);
1484         } else if (netif_msg_link(tp)) {
1485                 printk(KERN_INFO PFX "%s: Link is up at %d Mbps, %s duplex.\n",
1486                        tp->dev->name,
1487                        (tp->link_config.active_speed == SPEED_1000 ?
1488                         1000 :
1489                         (tp->link_config.active_speed == SPEED_100 ?
1490                          100 : 10)),
1491                        (tp->link_config.active_duplex == DUPLEX_FULL ?
1492                         "full" : "half"));
1493
1494                 printk(KERN_INFO PFX "%s: Flow control is %s for TX and "
1495                        "%s for RX.\n",
1496                        tp->dev->name,
1497                        (tp->tg3_flags & TG3_FLAG_TX_PAUSE) ? "on" : "off",
1498                        (tp->tg3_flags & TG3_FLAG_RX_PAUSE) ? "on" : "off");
1499         }
1500 }
1501
1502 static void tg3_setup_flow_control(struct tg3 *tp, u32 local_adv, u32 remote_adv)
1503 {
1504         u32 new_tg3_flags = 0;
1505         u32 old_rx_mode = tp->rx_mode;
1506         u32 old_tx_mode = tp->tx_mode;
1507
1508         if (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG) {
1509
1510                 /* Convert 1000BaseX flow control bits to 1000BaseT
1511                  * bits before resolving flow control.
1512                  */
1513                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
1514                         local_adv &= ~(ADVERTISE_PAUSE_CAP |
1515                                        ADVERTISE_PAUSE_ASYM);
1516                         remote_adv &= ~(LPA_PAUSE_CAP | LPA_PAUSE_ASYM);
1517
1518                         if (local_adv & ADVERTISE_1000XPAUSE)
1519                                 local_adv |= ADVERTISE_PAUSE_CAP;
1520                         if (local_adv & ADVERTISE_1000XPSE_ASYM)
1521                                 local_adv |= ADVERTISE_PAUSE_ASYM;
1522                         if (remote_adv & LPA_1000XPAUSE)
1523                                 remote_adv |= LPA_PAUSE_CAP;
1524                         if (remote_adv & LPA_1000XPAUSE_ASYM)
1525                                 remote_adv |= LPA_PAUSE_ASYM;
1526                 }
1527
1528                 if (local_adv & ADVERTISE_PAUSE_CAP) {
1529                         if (local_adv & ADVERTISE_PAUSE_ASYM) {
1530                                 if (remote_adv & LPA_PAUSE_CAP)
1531                                         new_tg3_flags |=
1532                                                 (TG3_FLAG_RX_PAUSE |
1533                                                 TG3_FLAG_TX_PAUSE);
1534                                 else if (remote_adv & LPA_PAUSE_ASYM)
1535                                         new_tg3_flags |=
1536                                                 (TG3_FLAG_RX_PAUSE);
1537                         } else {
1538                                 if (remote_adv & LPA_PAUSE_CAP)
1539                                         new_tg3_flags |=
1540                                                 (TG3_FLAG_RX_PAUSE |
1541                                                 TG3_FLAG_TX_PAUSE);
1542                         }
1543                 } else if (local_adv & ADVERTISE_PAUSE_ASYM) {
1544                         if ((remote_adv & LPA_PAUSE_CAP) &&
1545                         (remote_adv & LPA_PAUSE_ASYM))
1546                                 new_tg3_flags |= TG3_FLAG_TX_PAUSE;
1547                 }
1548
1549                 tp->tg3_flags &= ~(TG3_FLAG_RX_PAUSE | TG3_FLAG_TX_PAUSE);
1550                 tp->tg3_flags |= new_tg3_flags;
1551         } else {
1552                 new_tg3_flags = tp->tg3_flags;
1553         }
1554
1555         if (new_tg3_flags & TG3_FLAG_RX_PAUSE)
1556                 tp->rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
1557         else
1558                 tp->rx_mode &= ~RX_MODE_FLOW_CTRL_ENABLE;
1559
1560         if (old_rx_mode != tp->rx_mode) {
1561                 tw32_f(MAC_RX_MODE, tp->rx_mode);
1562         }
1563
1564         if (new_tg3_flags & TG3_FLAG_TX_PAUSE)
1565                 tp->tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
1566         else
1567                 tp->tx_mode &= ~TX_MODE_FLOW_CTRL_ENABLE;
1568
1569         if (old_tx_mode != tp->tx_mode) {
1570                 tw32_f(MAC_TX_MODE, tp->tx_mode);
1571         }
1572 }
1573
1574 static void tg3_aux_stat_to_speed_duplex(struct tg3 *tp, u32 val, u16 *speed, u8 *duplex)
1575 {
1576         switch (val & MII_TG3_AUX_STAT_SPDMASK) {
1577         case MII_TG3_AUX_STAT_10HALF:
1578                 *speed = SPEED_10;
1579                 *duplex = DUPLEX_HALF;
1580                 break;
1581
1582         case MII_TG3_AUX_STAT_10FULL:
1583                 *speed = SPEED_10;
1584                 *duplex = DUPLEX_FULL;
1585                 break;
1586
1587         case MII_TG3_AUX_STAT_100HALF:
1588                 *speed = SPEED_100;
1589                 *duplex = DUPLEX_HALF;
1590                 break;
1591
1592         case MII_TG3_AUX_STAT_100FULL:
1593                 *speed = SPEED_100;
1594                 *duplex = DUPLEX_FULL;
1595                 break;
1596
1597         case MII_TG3_AUX_STAT_1000HALF:
1598                 *speed = SPEED_1000;
1599                 *duplex = DUPLEX_HALF;
1600                 break;
1601
1602         case MII_TG3_AUX_STAT_1000FULL:
1603                 *speed = SPEED_1000;
1604                 *duplex = DUPLEX_FULL;
1605                 break;
1606
1607         default:
1608                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1609                         *speed = (val & MII_TG3_AUX_STAT_100) ? SPEED_100 :
1610                                  SPEED_10;
1611                         *duplex = (val & MII_TG3_AUX_STAT_FULL) ? DUPLEX_FULL :
1612                                   DUPLEX_HALF;
1613                         break;
1614                 }
1615                 *speed = SPEED_INVALID;
1616                 *duplex = DUPLEX_INVALID;
1617                 break;
1618         };
1619 }
1620
1621 static void tg3_phy_copper_begin(struct tg3 *tp)
1622 {
1623         u32 new_adv;
1624         int i;
1625
1626         if (tp->link_config.phy_is_low_power) {
1627                 /* Entering low power mode.  Disable gigabit and
1628                  * 100baseT advertisements.
1629                  */
1630                 tg3_writephy(tp, MII_TG3_CTRL, 0);
1631
1632                 new_adv = (ADVERTISE_10HALF | ADVERTISE_10FULL |
1633                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
1634                 if (tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB)
1635                         new_adv |= (ADVERTISE_100HALF | ADVERTISE_100FULL);
1636
1637                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
1638         } else if (tp->link_config.speed == SPEED_INVALID) {
1639                 if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
1640                         tp->link_config.advertising &=
1641                                 ~(ADVERTISED_1000baseT_Half |
1642                                   ADVERTISED_1000baseT_Full);
1643
1644                 new_adv = (ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
1645                 if (tp->link_config.advertising & ADVERTISED_10baseT_Half)
1646                         new_adv |= ADVERTISE_10HALF;
1647                 if (tp->link_config.advertising & ADVERTISED_10baseT_Full)
1648                         new_adv |= ADVERTISE_10FULL;
1649                 if (tp->link_config.advertising & ADVERTISED_100baseT_Half)
1650                         new_adv |= ADVERTISE_100HALF;
1651                 if (tp->link_config.advertising & ADVERTISED_100baseT_Full)
1652                         new_adv |= ADVERTISE_100FULL;
1653                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
1654
1655                 if (tp->link_config.advertising &
1656                     (ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full)) {
1657                         new_adv = 0;
1658                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
1659                                 new_adv |= MII_TG3_CTRL_ADV_1000_HALF;
1660                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
1661                                 new_adv |= MII_TG3_CTRL_ADV_1000_FULL;
1662                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY) &&
1663                             (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1664                              tp->pci_chip_rev_id == CHIPREV_ID_5701_B0))
1665                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
1666                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
1667                         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
1668                 } else {
1669                         tg3_writephy(tp, MII_TG3_CTRL, 0);
1670                 }
1671         } else {
1672                 /* Asking for a specific link mode. */
1673                 if (tp->link_config.speed == SPEED_1000) {
1674                         new_adv = ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP;
1675                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
1676
1677                         if (tp->link_config.duplex == DUPLEX_FULL)
1678                                 new_adv = MII_TG3_CTRL_ADV_1000_FULL;
1679                         else
1680                                 new_adv = MII_TG3_CTRL_ADV_1000_HALF;
1681                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1682                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
1683                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
1684                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
1685                         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
1686                 } else {
1687                         tg3_writephy(tp, MII_TG3_CTRL, 0);
1688
1689                         new_adv = ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP;
1690                         if (tp->link_config.speed == SPEED_100) {
1691                                 if (tp->link_config.duplex == DUPLEX_FULL)
1692                                         new_adv |= ADVERTISE_100FULL;
1693                                 else
1694                                         new_adv |= ADVERTISE_100HALF;
1695                         } else {
1696                                 if (tp->link_config.duplex == DUPLEX_FULL)
1697                                         new_adv |= ADVERTISE_10FULL;
1698                                 else
1699                                         new_adv |= ADVERTISE_10HALF;
1700                         }
1701                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
1702                 }
1703         }
1704
1705         if (tp->link_config.autoneg == AUTONEG_DISABLE &&
1706             tp->link_config.speed != SPEED_INVALID) {
1707                 u32 bmcr, orig_bmcr;
1708
1709                 tp->link_config.active_speed = tp->link_config.speed;
1710                 tp->link_config.active_duplex = tp->link_config.duplex;
1711
1712                 bmcr = 0;
1713                 switch (tp->link_config.speed) {
1714                 default:
1715                 case SPEED_10:
1716                         break;
1717
1718                 case SPEED_100:
1719                         bmcr |= BMCR_SPEED100;
1720                         break;
1721
1722                 case SPEED_1000:
1723                         bmcr |= TG3_BMCR_SPEED1000;
1724                         break;
1725                 };
1726
1727                 if (tp->link_config.duplex == DUPLEX_FULL)
1728                         bmcr |= BMCR_FULLDPLX;
1729
1730                 if (!tg3_readphy(tp, MII_BMCR, &orig_bmcr) &&
1731                     (bmcr != orig_bmcr)) {
1732                         tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
1733                         for (i = 0; i < 1500; i++) {
1734                                 u32 tmp;
1735
1736                                 udelay(10);
1737                                 if (tg3_readphy(tp, MII_BMSR, &tmp) ||
1738                                     tg3_readphy(tp, MII_BMSR, &tmp))
1739                                         continue;
1740                                 if (!(tmp & BMSR_LSTATUS)) {
1741                                         udelay(40);
1742                                         break;
1743                                 }
1744                         }
1745                         tg3_writephy(tp, MII_BMCR, bmcr);
1746                         udelay(40);
1747                 }
1748         } else {
1749                 tg3_writephy(tp, MII_BMCR,
1750                              BMCR_ANENABLE | BMCR_ANRESTART);
1751         }
1752 }
1753
1754 static int tg3_init_5401phy_dsp(struct tg3 *tp)
1755 {
1756         int err;
1757
1758         /* Turn off tap power management. */
1759         /* Set Extended packet length bit */
1760         err  = tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
1761
1762         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0012);
1763         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1804);
1764
1765         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0013);
1766         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1204);
1767
1768         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
1769         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0132);
1770
1771         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
1772         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0232);
1773
1774         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1775         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0a20);
1776
1777         udelay(40);
1778
1779         return err;
1780 }
1781
1782 static int tg3_copper_is_advertising_all(struct tg3 *tp, u32 mask)
1783 {
1784         u32 adv_reg, all_mask = 0;
1785
1786         if (mask & ADVERTISED_10baseT_Half)
1787                 all_mask |= ADVERTISE_10HALF;
1788         if (mask & ADVERTISED_10baseT_Full)
1789                 all_mask |= ADVERTISE_10FULL;
1790         if (mask & ADVERTISED_100baseT_Half)
1791                 all_mask |= ADVERTISE_100HALF;
1792         if (mask & ADVERTISED_100baseT_Full)
1793                 all_mask |= ADVERTISE_100FULL;
1794
1795         if (tg3_readphy(tp, MII_ADVERTISE, &adv_reg))
1796                 return 0;
1797
1798         if ((adv_reg & all_mask) != all_mask)
1799                 return 0;
1800         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
1801                 u32 tg3_ctrl;
1802
1803                 all_mask = 0;
1804                 if (mask & ADVERTISED_1000baseT_Half)
1805                         all_mask |= ADVERTISE_1000HALF;
1806                 if (mask & ADVERTISED_1000baseT_Full)
1807                         all_mask |= ADVERTISE_1000FULL;
1808
1809                 if (tg3_readphy(tp, MII_TG3_CTRL, &tg3_ctrl))
1810                         return 0;
1811
1812                 if ((tg3_ctrl & all_mask) != all_mask)
1813                         return 0;
1814         }
1815         return 1;
1816 }
1817
1818 static int tg3_setup_copper_phy(struct tg3 *tp, int force_reset)
1819 {
1820         int current_link_up;
1821         u32 bmsr, dummy;
1822         u16 current_speed;
1823         u8 current_duplex;
1824         int i, err;
1825
1826         tw32(MAC_EVENT, 0);
1827
1828         tw32_f(MAC_STATUS,
1829              (MAC_STATUS_SYNC_CHANGED |
1830               MAC_STATUS_CFG_CHANGED |
1831               MAC_STATUS_MI_COMPLETION |
1832               MAC_STATUS_LNKSTATE_CHANGED));
1833         udelay(40);
1834
1835         tp->mi_mode = MAC_MI_MODE_BASE;
1836         tw32_f(MAC_MI_MODE, tp->mi_mode);
1837         udelay(80);
1838
1839         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x02);
1840
1841         /* Some third-party PHYs need to be reset on link going
1842          * down.
1843          */
1844         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
1845              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
1846              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
1847             netif_carrier_ok(tp->dev)) {
1848                 tg3_readphy(tp, MII_BMSR, &bmsr);
1849                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1850                     !(bmsr & BMSR_LSTATUS))
1851                         force_reset = 1;
1852         }
1853         if (force_reset)
1854                 tg3_phy_reset(tp);
1855
1856         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
1857                 tg3_readphy(tp, MII_BMSR, &bmsr);
1858                 if (tg3_readphy(tp, MII_BMSR, &bmsr) ||
1859                     !(tp->tg3_flags & TG3_FLAG_INIT_COMPLETE))
1860                         bmsr = 0;
1861
1862                 if (!(bmsr & BMSR_LSTATUS)) {
1863                         err = tg3_init_5401phy_dsp(tp);
1864                         if (err)
1865                                 return err;
1866
1867                         tg3_readphy(tp, MII_BMSR, &bmsr);
1868                         for (i = 0; i < 1000; i++) {
1869                                 udelay(10);
1870                                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1871                                     (bmsr & BMSR_LSTATUS)) {
1872                                         udelay(40);
1873                                         break;
1874                                 }
1875                         }
1876
1877                         if ((tp->phy_id & PHY_ID_REV_MASK) == PHY_REV_BCM5401_B0 &&
1878                             !(bmsr & BMSR_LSTATUS) &&
1879                             tp->link_config.active_speed == SPEED_1000) {
1880                                 err = tg3_phy_reset(tp);
1881                                 if (!err)
1882                                         err = tg3_init_5401phy_dsp(tp);
1883                                 if (err)
1884                                         return err;
1885                         }
1886                 }
1887         } else if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
1888                    tp->pci_chip_rev_id == CHIPREV_ID_5701_B0) {
1889                 /* 5701 {A0,B0} CRC bug workaround */
1890                 tg3_writephy(tp, 0x15, 0x0a75);
1891                 tg3_writephy(tp, 0x1c, 0x8c68);
1892                 tg3_writephy(tp, 0x1c, 0x8d68);
1893                 tg3_writephy(tp, 0x1c, 0x8c68);
1894         }
1895
1896         /* Clear pending interrupts... */
1897         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
1898         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
1899
1900         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT)
1901                 tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
1902         else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906)
1903                 tg3_writephy(tp, MII_TG3_IMASK, ~0);
1904
1905         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1906             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1907                 if (tp->led_ctrl == LED_CTRL_MODE_PHY_1)
1908                         tg3_writephy(tp, MII_TG3_EXT_CTRL,
1909                                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
1910                 else
1911                         tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
1912         }
1913
1914         current_link_up = 0;
1915         current_speed = SPEED_INVALID;
1916         current_duplex = DUPLEX_INVALID;
1917
1918         if (tp->tg3_flags2 & TG3_FLG2_CAPACITIVE_COUPLING) {
1919                 u32 val;
1920
1921                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4007);
1922                 tg3_readphy(tp, MII_TG3_AUX_CTRL, &val);
1923                 if (!(val & (1 << 10))) {
1924                         val |= (1 << 10);
1925                         tg3_writephy(tp, MII_TG3_AUX_CTRL, val);
1926                         goto relink;
1927                 }
1928         }
1929
1930         bmsr = 0;
1931         for (i = 0; i < 100; i++) {
1932                 tg3_readphy(tp, MII_BMSR, &bmsr);
1933                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
1934                     (bmsr & BMSR_LSTATUS))
1935                         break;
1936                 udelay(40);
1937         }
1938
1939         if (bmsr & BMSR_LSTATUS) {
1940                 u32 aux_stat, bmcr;
1941
1942                 tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat);
1943                 for (i = 0; i < 2000; i++) {
1944                         udelay(10);
1945                         if (!tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat) &&
1946                             aux_stat)
1947                                 break;
1948                 }
1949
1950                 tg3_aux_stat_to_speed_duplex(tp, aux_stat,
1951                                              &current_speed,
1952                                              &current_duplex);
1953
1954                 bmcr = 0;
1955                 for (i = 0; i < 200; i++) {
1956                         tg3_readphy(tp, MII_BMCR, &bmcr);
1957                         if (tg3_readphy(tp, MII_BMCR, &bmcr))
1958                                 continue;
1959                         if (bmcr && bmcr != 0x7fff)
1960                                 break;
1961                         udelay(10);
1962                 }
1963
1964                 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
1965                         if (bmcr & BMCR_ANENABLE) {
1966                                 current_link_up = 1;
1967
1968                                 /* Force autoneg restart if we are exiting
1969                                  * low power mode.
1970                                  */
1971                                 if (!tg3_copper_is_advertising_all(tp,
1972                                                 tp->link_config.advertising))
1973                                         current_link_up = 0;
1974                         } else {
1975                                 current_link_up = 0;
1976                         }
1977                 } else {
1978                         if (!(bmcr & BMCR_ANENABLE) &&
1979                             tp->link_config.speed == current_speed &&
1980                             tp->link_config.duplex == current_duplex) {
1981                                 current_link_up = 1;
1982                         } else {
1983                                 current_link_up = 0;
1984                         }
1985                 }
1986
1987                 tp->link_config.active_speed = current_speed;
1988                 tp->link_config.active_duplex = current_duplex;
1989         }
1990
1991         if (current_link_up == 1 &&
1992             (tp->link_config.active_duplex == DUPLEX_FULL) &&
1993             (tp->link_config.autoneg == AUTONEG_ENABLE)) {
1994                 u32 local_adv, remote_adv;
1995
1996                 if (tg3_readphy(tp, MII_ADVERTISE, &local_adv))
1997                         local_adv = 0;
1998                 local_adv &= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
1999
2000                 if (tg3_readphy(tp, MII_LPA, &remote_adv))
2001                         remote_adv = 0;
2002
2003                 remote_adv &= (LPA_PAUSE_CAP | LPA_PAUSE_ASYM);
2004
2005                 /* If we are not advertising full pause capability,
2006                  * something is wrong.  Bring the link down and reconfigure.
2007                  */
2008                 if (local_adv != ADVERTISE_PAUSE_CAP) {
2009                         current_link_up = 0;
2010                 } else {
2011                         tg3_setup_flow_control(tp, local_adv, remote_adv);
2012                 }
2013         }
2014 relink:
2015         if (current_link_up == 0 || tp->link_config.phy_is_low_power) {
2016                 u32 tmp;
2017
2018                 tg3_phy_copper_begin(tp);
2019
2020                 tg3_readphy(tp, MII_BMSR, &tmp);
2021                 if (!tg3_readphy(tp, MII_BMSR, &tmp) &&
2022                     (tmp & BMSR_LSTATUS))
2023                         current_link_up = 1;
2024         }
2025
2026         tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
2027         if (current_link_up == 1) {
2028                 if (tp->link_config.active_speed == SPEED_100 ||
2029                     tp->link_config.active_speed == SPEED_10)
2030                         tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
2031                 else
2032                         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
2033         } else
2034                 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
2035
2036         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
2037         if (tp->link_config.active_duplex == DUPLEX_HALF)
2038                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
2039
2040         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) {
2041                 if (current_link_up == 1 &&
2042                     tg3_5700_link_polarity(tp, tp->link_config.active_speed))
2043                         tp->mac_mode |= MAC_MODE_LINK_POLARITY;
2044                 else
2045                         tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
2046         }
2047
2048         /* ??? Without this setting Netgear GA302T PHY does not
2049          * ??? send/receive packets...
2050          */
2051         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411 &&
2052             tp->pci_chip_rev_id == CHIPREV_ID_5700_ALTIMA) {
2053                 tp->mi_mode |= MAC_MI_MODE_AUTO_POLL;
2054                 tw32_f(MAC_MI_MODE, tp->mi_mode);
2055                 udelay(80);
2056         }
2057
2058         tw32_f(MAC_MODE, tp->mac_mode);
2059         udelay(40);
2060
2061         if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
2062                 /* Polled via timer. */
2063                 tw32_f(MAC_EVENT, 0);
2064         } else {
2065                 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2066         }
2067         udelay(40);
2068
2069         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 &&
2070             current_link_up == 1 &&
2071             tp->link_config.active_speed == SPEED_1000 &&
2072             ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ||
2073              (tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED))) {
2074                 udelay(120);
2075                 tw32_f(MAC_STATUS,
2076                      (MAC_STATUS_SYNC_CHANGED |
2077                       MAC_STATUS_CFG_CHANGED));
2078                 udelay(40);
2079                 tg3_write_mem(tp,
2080                               NIC_SRAM_FIRMWARE_MBOX,
2081                               NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
2082         }
2083
2084         if (current_link_up != netif_carrier_ok(tp->dev)) {
2085                 if (current_link_up)
2086                         netif_carrier_on(tp->dev);
2087                 else
2088                         netif_carrier_off(tp->dev);
2089                 tg3_link_report(tp);
2090         }
2091
2092         return 0;
2093 }
2094
2095 struct tg3_fiber_aneginfo {
2096         int state;
2097 #define ANEG_STATE_UNKNOWN              0
2098 #define ANEG_STATE_AN_ENABLE            1
2099 #define ANEG_STATE_RESTART_INIT         2
2100 #define ANEG_STATE_RESTART              3
2101 #define ANEG_STATE_DISABLE_LINK_OK      4
2102 #define ANEG_STATE_ABILITY_DETECT_INIT  5
2103 #define ANEG_STATE_ABILITY_DETECT       6
2104 #define ANEG_STATE_ACK_DETECT_INIT      7
2105 #define ANEG_STATE_ACK_DETECT           8
2106 #define ANEG_STATE_COMPLETE_ACK_INIT    9
2107 #define ANEG_STATE_COMPLETE_ACK         10
2108 #define ANEG_STATE_IDLE_DETECT_INIT     11
2109 #define ANEG_STATE_IDLE_DETECT          12
2110 #define ANEG_STATE_LINK_OK              13
2111 #define ANEG_STATE_NEXT_PAGE_WAIT_INIT  14
2112 #define ANEG_STATE_NEXT_PAGE_WAIT       15
2113
2114         u32 flags;
2115 #define MR_AN_ENABLE            0x00000001
2116 #define MR_RESTART_AN           0x00000002
2117 #define MR_AN_COMPLETE          0x00000004
2118 #define MR_PAGE_RX              0x00000008
2119 #define MR_NP_LOADED            0x00000010
2120 #define MR_TOGGLE_TX            0x00000020
2121 #define MR_LP_ADV_FULL_DUPLEX   0x00000040
2122 #define MR_LP_ADV_HALF_DUPLEX   0x00000080
2123 #define MR_LP_ADV_SYM_PAUSE     0x00000100
2124 #define MR_LP_ADV_ASYM_PAUSE    0x00000200
2125 #define MR_LP_ADV_REMOTE_FAULT1 0x00000400
2126 #define MR_LP_ADV_REMOTE_FAULT2 0x00000800
2127 #define MR_LP_ADV_NEXT_PAGE     0x00001000
2128 #define MR_TOGGLE_RX            0x00002000
2129 #define MR_NP_RX                0x00004000
2130
2131 #define MR_LINK_OK              0x80000000
2132
2133         unsigned long link_time, cur_time;
2134
2135         u32 ability_match_cfg;
2136         int ability_match_count;
2137
2138         char ability_match, idle_match, ack_match;
2139
2140         u32 txconfig, rxconfig;
2141 #define ANEG_CFG_NP             0x00000080
2142 #define ANEG_CFG_ACK            0x00000040
2143 #define ANEG_CFG_RF2            0x00000020
2144 #define ANEG_CFG_RF1            0x00000010
2145 #define ANEG_CFG_PS2            0x00000001
2146 #define ANEG_CFG_PS1            0x00008000
2147 #define ANEG_CFG_HD             0x00004000
2148 #define ANEG_CFG_FD             0x00002000
2149 #define ANEG_CFG_INVAL          0x00001f06
2150
2151 };
2152 #define ANEG_OK         0
2153 #define ANEG_DONE       1
2154 #define ANEG_TIMER_ENAB 2
2155 #define ANEG_FAILED     -1
2156
2157 #define ANEG_STATE_SETTLE_TIME  10000
2158
2159 static int tg3_fiber_aneg_smachine(struct tg3 *tp,
2160                                    struct tg3_fiber_aneginfo *ap)
2161 {
2162         unsigned long delta;
2163         u32 rx_cfg_reg;
2164         int ret;
2165
2166         if (ap->state == ANEG_STATE_UNKNOWN) {
2167                 ap->rxconfig = 0;
2168                 ap->link_time = 0;
2169                 ap->cur_time = 0;
2170                 ap->ability_match_cfg = 0;
2171                 ap->ability_match_count = 0;
2172                 ap->ability_match = 0;
2173                 ap->idle_match = 0;
2174                 ap->ack_match = 0;
2175         }
2176         ap->cur_time++;
2177
2178         if (tr32(MAC_STATUS) & MAC_STATUS_RCVD_CFG) {
2179                 rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
2180
2181                 if (rx_cfg_reg != ap->ability_match_cfg) {
2182                         ap->ability_match_cfg = rx_cfg_reg;
2183                         ap->ability_match = 0;
2184                         ap->ability_match_count = 0;
2185                 } else {
2186                         if (++ap->ability_match_count > 1) {
2187                                 ap->ability_match = 1;
2188                                 ap->ability_match_cfg = rx_cfg_reg;
2189                         }
2190                 }
2191                 if (rx_cfg_reg & ANEG_CFG_ACK)
2192                         ap->ack_match = 1;
2193                 else
2194                         ap->ack_match = 0;
2195
2196                 ap->idle_match = 0;
2197         } else {
2198                 ap->idle_match = 1;
2199                 ap->ability_match_cfg = 0;
2200                 ap->ability_match_count = 0;
2201                 ap->ability_match = 0;
2202                 ap->ack_match = 0;
2203
2204                 rx_cfg_reg = 0;
2205         }
2206
2207         ap->rxconfig = rx_cfg_reg;
2208         ret = ANEG_OK;
2209
2210         switch(ap->state) {
2211         case ANEG_STATE_UNKNOWN:
2212                 if (ap->flags & (MR_AN_ENABLE | MR_RESTART_AN))
2213                         ap->state = ANEG_STATE_AN_ENABLE;
2214
2215                 /* fallthru */
2216         case ANEG_STATE_AN_ENABLE:
2217                 ap->flags &= ~(MR_AN_COMPLETE | MR_PAGE_RX);
2218                 if (ap->flags & MR_AN_ENABLE) {
2219                         ap->link_time = 0;
2220                         ap->cur_time = 0;
2221                         ap->ability_match_cfg = 0;
2222                         ap->ability_match_count = 0;
2223                         ap->ability_match = 0;
2224                         ap->idle_match = 0;
2225                         ap->ack_match = 0;
2226
2227                         ap->state = ANEG_STATE_RESTART_INIT;
2228                 } else {
2229                         ap->state = ANEG_STATE_DISABLE_LINK_OK;
2230                 }
2231                 break;
2232
2233         case ANEG_STATE_RESTART_INIT:
2234                 ap->link_time = ap->cur_time;
2235                 ap->flags &= ~(MR_NP_LOADED);
2236                 ap->txconfig = 0;
2237                 tw32(MAC_TX_AUTO_NEG, 0);
2238                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2239                 tw32_f(MAC_MODE, tp->mac_mode);
2240                 udelay(40);
2241
2242                 ret = ANEG_TIMER_ENAB;
2243                 ap->state = ANEG_STATE_RESTART;
2244
2245                 /* fallthru */
2246         case ANEG_STATE_RESTART:
2247                 delta = ap->cur_time - ap->link_time;
2248                 if (delta > ANEG_STATE_SETTLE_TIME) {
2249                         ap->state = ANEG_STATE_ABILITY_DETECT_INIT;
2250                 } else {
2251                         ret = ANEG_TIMER_ENAB;
2252                 }
2253                 break;
2254
2255         case ANEG_STATE_DISABLE_LINK_OK:
2256                 ret = ANEG_DONE;
2257                 break;
2258
2259         case ANEG_STATE_ABILITY_DETECT_INIT:
2260                 ap->flags &= ~(MR_TOGGLE_TX);
2261                 ap->txconfig = (ANEG_CFG_FD | ANEG_CFG_PS1);
2262                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
2263                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2264                 tw32_f(MAC_MODE, tp->mac_mode);
2265                 udelay(40);
2266
2267                 ap->state = ANEG_STATE_ABILITY_DETECT;
2268                 break;
2269
2270         case ANEG_STATE_ABILITY_DETECT:
2271                 if (ap->ability_match != 0 && ap->rxconfig != 0) {
2272                         ap->state = ANEG_STATE_ACK_DETECT_INIT;
2273                 }
2274                 break;
2275
2276         case ANEG_STATE_ACK_DETECT_INIT:
2277                 ap->txconfig |= ANEG_CFG_ACK;
2278                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
2279                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
2280                 tw32_f(MAC_MODE, tp->mac_mode);
2281                 udelay(40);
2282
2283                 ap->state = ANEG_STATE_ACK_DETECT;
2284
2285                 /* fallthru */
2286         case ANEG_STATE_ACK_DETECT:
2287                 if (ap->ack_match != 0) {
2288                         if ((ap->rxconfig & ~ANEG_CFG_ACK) ==
2289                             (ap->ability_match_cfg & ~ANEG_CFG_ACK)) {
2290                                 ap->state = ANEG_STATE_COMPLETE_ACK_INIT;
2291                         } else {
2292                                 ap->state = ANEG_STATE_AN_ENABLE;
2293                         }
2294                 } else if (ap->ability_match != 0 &&
2295                            ap->rxconfig == 0) {
2296                         ap->state = ANEG_STATE_AN_ENABLE;
2297                 }
2298                 break;
2299
2300         case ANEG_STATE_COMPLETE_ACK_INIT:
2301                 if (ap->rxconfig & ANEG_CFG_INVAL) {
2302                         ret = ANEG_FAILED;
2303                         break;
2304                 }
2305                 ap->flags &= ~(MR_LP_ADV_FULL_DUPLEX |
2306                                MR_LP_ADV_HALF_DUPLEX |
2307                                MR_LP_ADV_SYM_PAUSE |
2308                                MR_LP_ADV_ASYM_PAUSE |
2309                                MR_LP_ADV_REMOTE_FAULT1 |
2310                                MR_LP_ADV_REMOTE_FAULT2 |
2311                                MR_LP_ADV_NEXT_PAGE |
2312                                MR_TOGGLE_RX |
2313                                MR_NP_RX);
2314                 if (ap->rxconfig & ANEG_CFG_FD)
2315                         ap->flags |= MR_LP_ADV_FULL_DUPLEX;
2316                 if (ap->rxconfig & ANEG_CFG_HD)
2317                         ap->flags |= MR_LP_ADV_HALF_DUPLEX;
2318                 if (ap->rxconfig & ANEG_CFG_PS1)
2319                         ap->flags |= MR_LP_ADV_SYM_PAUSE;
2320                 if (ap->rxconfig & ANEG_CFG_PS2)
2321                         ap->flags |= MR_LP_ADV_ASYM_PAUSE;
2322                 if (ap->rxconfig & ANEG_CFG_RF1)
2323                         ap->flags |= MR_LP_ADV_REMOTE_FAULT1;
2324                 if (ap->rxconfig & ANEG_CFG_RF2)
2325                         ap->flags |= MR_LP_ADV_REMOTE_FAULT2;
2326                 if (ap->rxconfig & ANEG_CFG_NP)
2327                         ap->flags |= MR_LP_ADV_NEXT_PAGE;
2328
2329                 ap->link_time = ap->cur_time;
2330
2331                 ap->flags ^= (MR_TOGGLE_TX);
2332                 if (ap->rxconfig & 0x0008)
2333                         ap->flags |= MR_TOGGLE_RX;
2334                 if (ap->rxconfig & ANEG_CFG_NP)
2335                         ap->flags |= MR_NP_RX;
2336                 ap->flags |= MR_PAGE_RX;
2337
2338                 ap->state = ANEG_STATE_COMPLETE_ACK;
2339                 ret = ANEG_TIMER_ENAB;
2340                 break;
2341
2342         case ANEG_STATE_COMPLETE_ACK:
2343                 if (ap->ability_match != 0 &&
2344                     ap->rxconfig == 0) {
2345                         ap->state = ANEG_STATE_AN_ENABLE;
2346                         break;
2347                 }
2348                 delta = ap->cur_time - ap->link_time;
2349                 if (delta > ANEG_STATE_SETTLE_TIME) {
2350                         if (!(ap->flags & (MR_LP_ADV_NEXT_PAGE))) {
2351                                 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
2352                         } else {
2353                                 if ((ap->txconfig & ANEG_CFG_NP) == 0 &&
2354                                     !(ap->flags & MR_NP_RX)) {
2355                                         ap->state = ANEG_STATE_IDLE_DETECT_INIT;
2356                                 } else {
2357                                         ret = ANEG_FAILED;
2358                                 }
2359                         }
2360                 }
2361                 break;
2362
2363         case ANEG_STATE_IDLE_DETECT_INIT:
2364                 ap->link_time = ap->cur_time;
2365                 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
2366                 tw32_f(MAC_MODE, tp->mac_mode);
2367                 udelay(40);
2368
2369                 ap->state = ANEG_STATE_IDLE_DETECT;
2370                 ret = ANEG_TIMER_ENAB;
2371                 break;
2372
2373         case ANEG_STATE_IDLE_DETECT:
2374                 if (ap->ability_match != 0 &&
2375                     ap->rxconfig == 0) {
2376                         ap->state = ANEG_STATE_AN_ENABLE;
2377                         break;
2378                 }
2379                 delta = ap->cur_time - ap->link_time;
2380                 if (delta > ANEG_STATE_SETTLE_TIME) {
2381                         /* XXX another gem from the Broadcom driver :( */
2382                         ap->state = ANEG_STATE_LINK_OK;
2383                 }
2384                 break;
2385
2386         case ANEG_STATE_LINK_OK:
2387                 ap->flags |= (MR_AN_COMPLETE | MR_LINK_OK);
2388                 ret = ANEG_DONE;
2389                 break;
2390
2391         case ANEG_STATE_NEXT_PAGE_WAIT_INIT:
2392                 /* ??? unimplemented */
2393                 break;
2394
2395         case ANEG_STATE_NEXT_PAGE_WAIT:
2396                 /* ??? unimplemented */
2397                 break;
2398
2399         default:
2400                 ret = ANEG_FAILED;
2401                 break;
2402         };
2403
2404         return ret;
2405 }
2406
2407 static int fiber_autoneg(struct tg3 *tp, u32 *flags)
2408 {
2409         int res = 0;
2410         struct tg3_fiber_aneginfo aninfo;
2411         int status = ANEG_FAILED;
2412         unsigned int tick;
2413         u32 tmp;
2414
2415         tw32_f(MAC_TX_AUTO_NEG, 0);
2416
2417         tmp = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
2418         tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
2419         udelay(40);
2420
2421         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_SEND_CONFIGS);
2422         udelay(40);
2423
2424         memset(&aninfo, 0, sizeof(aninfo));
2425         aninfo.flags |= MR_AN_ENABLE;
2426         aninfo.state = ANEG_STATE_UNKNOWN;
2427         aninfo.cur_time = 0;
2428         tick = 0;
2429         while (++tick < 195000) {
2430                 status = tg3_fiber_aneg_smachine(tp, &aninfo);
2431                 if (status == ANEG_DONE || status == ANEG_FAILED)
2432                         break;
2433
2434                 udelay(1);
2435         }
2436
2437         tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
2438         tw32_f(MAC_MODE, tp->mac_mode);
2439         udelay(40);
2440
2441         *flags = aninfo.flags;
2442
2443         if (status == ANEG_DONE &&
2444             (aninfo.flags & (MR_AN_COMPLETE | MR_LINK_OK |
2445                              MR_LP_ADV_FULL_DUPLEX)))
2446                 res = 1;
2447
2448         return res;
2449 }
2450
2451 static void tg3_init_bcm8002(struct tg3 *tp)
2452 {
2453         u32 mac_status = tr32(MAC_STATUS);
2454         int i;
2455
2456         /* Reset when initting first time or we have a link. */
2457         if ((tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) &&
2458             !(mac_status & MAC_STATUS_PCS_SYNCED))
2459                 return;
2460
2461         /* Set PLL lock range. */
2462         tg3_writephy(tp, 0x16, 0x8007);
2463
2464         /* SW reset */
2465         tg3_writephy(tp, MII_BMCR, BMCR_RESET);
2466
2467         /* Wait for reset to complete. */
2468         /* XXX schedule_timeout() ... */
2469         for (i = 0; i < 500; i++)
2470                 udelay(10);
2471
2472         /* Config mode; select PMA/Ch 1 regs. */
2473         tg3_writephy(tp, 0x10, 0x8411);
2474
2475         /* Enable auto-lock and comdet, select txclk for tx. */
2476         tg3_writephy(tp, 0x11, 0x0a10);
2477
2478         tg3_writephy(tp, 0x18, 0x00a0);
2479         tg3_writephy(tp, 0x16, 0x41ff);
2480
2481         /* Assert and deassert POR. */
2482         tg3_writephy(tp, 0x13, 0x0400);
2483         udelay(40);
2484         tg3_writephy(tp, 0x13, 0x0000);
2485
2486         tg3_writephy(tp, 0x11, 0x0a50);
2487         udelay(40);
2488         tg3_writephy(tp, 0x11, 0x0a10);
2489
2490         /* Wait for signal to stabilize */
2491         /* XXX schedule_timeout() ... */
2492         for (i = 0; i < 15000; i++)
2493                 udelay(10);
2494
2495         /* Deselect the channel register so we can read the PHYID
2496          * later.
2497          */
2498         tg3_writephy(tp, 0x10, 0x8011);
2499 }
2500
2501 static int tg3_setup_fiber_hw_autoneg(struct tg3 *tp, u32 mac_status)
2502 {
2503         u32 sg_dig_ctrl, sg_dig_status;
2504         u32 serdes_cfg, expected_sg_dig_ctrl;
2505         int workaround, port_a;
2506         int current_link_up;
2507
2508         serdes_cfg = 0;
2509         expected_sg_dig_ctrl = 0;
2510         workaround = 0;
2511         port_a = 1;
2512         current_link_up = 0;
2513
2514         if (tp->pci_chip_rev_id != CHIPREV_ID_5704_A0 &&
2515             tp->pci_chip_rev_id != CHIPREV_ID_5704_A1) {
2516                 workaround = 1;
2517                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
2518                         port_a = 0;
2519
2520                 /* preserve bits 0-11,13,14 for signal pre-emphasis */
2521                 /* preserve bits 20-23 for voltage regulator */
2522                 serdes_cfg = tr32(MAC_SERDES_CFG) & 0x00f06fff;
2523         }
2524
2525         sg_dig_ctrl = tr32(SG_DIG_CTRL);
2526
2527         if (tp->link_config.autoneg != AUTONEG_ENABLE) {
2528                 if (sg_dig_ctrl & (1 << 31)) {
2529                         if (workaround) {
2530                                 u32 val = serdes_cfg;
2531
2532                                 if (port_a)
2533                                         val |= 0xc010000;
2534                                 else
2535                                         val |= 0x4010000;
2536                                 tw32_f(MAC_SERDES_CFG, val);
2537                         }
2538                         tw32_f(SG_DIG_CTRL, 0x01388400);
2539                 }
2540                 if (mac_status & MAC_STATUS_PCS_SYNCED) {
2541                         tg3_setup_flow_control(tp, 0, 0);
2542                         current_link_up = 1;
2543                 }
2544                 goto out;
2545         }
2546
2547         /* Want auto-negotiation.  */
2548         expected_sg_dig_ctrl = 0x81388400;
2549
2550         /* Pause capability */
2551         expected_sg_dig_ctrl |= (1 << 11);
2552
2553         /* Asymettric pause */
2554         expected_sg_dig_ctrl |= (1 << 12);
2555
2556         if (sg_dig_ctrl != expected_sg_dig_ctrl) {
2557                 if ((tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT) &&
2558                     tp->serdes_counter &&
2559                     ((mac_status & (MAC_STATUS_PCS_SYNCED |
2560                                     MAC_STATUS_RCVD_CFG)) ==
2561                      MAC_STATUS_PCS_SYNCED)) {
2562                         tp->serdes_counter--;
2563                         current_link_up = 1;
2564                         goto out;
2565                 }
2566 restart_autoneg:
2567                 if (workaround)
2568                         tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
2569                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | (1 << 30));
2570                 udelay(5);
2571                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
2572
2573                 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
2574                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2575         } else if (mac_status & (MAC_STATUS_PCS_SYNCED |
2576                                  MAC_STATUS_SIGNAL_DET)) {
2577                 sg_dig_status = tr32(SG_DIG_STATUS);
2578                 mac_status = tr32(MAC_STATUS);
2579
2580                 if ((sg_dig_status & (1 << 1)) &&
2581                     (mac_status & MAC_STATUS_PCS_SYNCED)) {
2582                         u32 local_adv, remote_adv;
2583
2584                         local_adv = ADVERTISE_PAUSE_CAP;
2585                         remote_adv = 0;
2586                         if (sg_dig_status & (1 << 19))
2587                                 remote_adv |= LPA_PAUSE_CAP;
2588                         if (sg_dig_status & (1 << 20))
2589                                 remote_adv |= LPA_PAUSE_ASYM;
2590
2591                         tg3_setup_flow_control(tp, local_adv, remote_adv);
2592                         current_link_up = 1;
2593                         tp->serdes_counter = 0;
2594                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2595                 } else if (!(sg_dig_status & (1 << 1))) {
2596                         if (tp->serdes_counter)
2597                                 tp->serdes_counter--;
2598                         else {
2599                                 if (workaround) {
2600                                         u32 val = serdes_cfg;
2601
2602                                         if (port_a)
2603                                                 val |= 0xc010000;
2604                                         else
2605                                                 val |= 0x4010000;
2606
2607                                         tw32_f(MAC_SERDES_CFG, val);
2608                                 }
2609
2610                                 tw32_f(SG_DIG_CTRL, 0x01388400);
2611                                 udelay(40);
2612
2613                                 /* Link parallel detection - link is up */
2614                                 /* only if we have PCS_SYNC and not */
2615                                 /* receiving config code words */
2616                                 mac_status = tr32(MAC_STATUS);
2617                                 if ((mac_status & MAC_STATUS_PCS_SYNCED) &&
2618                                     !(mac_status & MAC_STATUS_RCVD_CFG)) {
2619                                         tg3_setup_flow_control(tp, 0, 0);
2620                                         current_link_up = 1;
2621                                         tp->tg3_flags2 |=
2622                                                 TG3_FLG2_PARALLEL_DETECT;
2623                                         tp->serdes_counter =
2624                                                 SERDES_PARALLEL_DET_TIMEOUT;
2625                                 } else
2626                                         goto restart_autoneg;
2627                         }
2628                 }
2629         } else {
2630                 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
2631                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2632         }
2633
2634 out:
2635         return current_link_up;
2636 }
2637
2638 static int tg3_setup_fiber_by_hand(struct tg3 *tp, u32 mac_status)
2639 {
2640         int current_link_up = 0;
2641
2642         if (!(mac_status & MAC_STATUS_PCS_SYNCED))
2643                 goto out;
2644
2645         if (tp->link_config.autoneg == AUTONEG_ENABLE) {
2646                 u32 flags;
2647                 int i;
2648
2649                 if (fiber_autoneg(tp, &flags)) {
2650                         u32 local_adv, remote_adv;
2651
2652                         local_adv = ADVERTISE_PAUSE_CAP;
2653                         remote_adv = 0;
2654                         if (flags & MR_LP_ADV_SYM_PAUSE)
2655                                 remote_adv |= LPA_PAUSE_CAP;
2656                         if (flags & MR_LP_ADV_ASYM_PAUSE)
2657                                 remote_adv |= LPA_PAUSE_ASYM;
2658
2659                         tg3_setup_flow_control(tp, local_adv, remote_adv);
2660
2661                         current_link_up = 1;
2662                 }
2663                 for (i = 0; i < 30; i++) {
2664                         udelay(20);
2665                         tw32_f(MAC_STATUS,
2666                                (MAC_STATUS_SYNC_CHANGED |
2667                                 MAC_STATUS_CFG_CHANGED));
2668                         udelay(40);
2669                         if ((tr32(MAC_STATUS) &
2670                              (MAC_STATUS_SYNC_CHANGED |
2671                               MAC_STATUS_CFG_CHANGED)) == 0)
2672                                 break;
2673                 }
2674
2675                 mac_status = tr32(MAC_STATUS);
2676                 if (current_link_up == 0 &&
2677                     (mac_status & MAC_STATUS_PCS_SYNCED) &&
2678                     !(mac_status & MAC_STATUS_RCVD_CFG))
2679                         current_link_up = 1;
2680         } else {
2681                 /* Forcing 1000FD link up. */
2682                 current_link_up = 1;
2683
2684                 tw32_f(MAC_MODE, (tp->mac_mode | MAC_MODE_SEND_CONFIGS));
2685                 udelay(40);
2686
2687                 tw32_f(MAC_MODE, tp->mac_mode);
2688                 udelay(40);
2689         }
2690
2691 out:
2692         return current_link_up;
2693 }
2694
2695 static int tg3_setup_fiber_phy(struct tg3 *tp, int force_reset)
2696 {
2697         u32 orig_pause_cfg;
2698         u16 orig_active_speed;
2699         u8 orig_active_duplex;
2700         u32 mac_status;
2701         int current_link_up;
2702         int i;
2703
2704         orig_pause_cfg =
2705                 (tp->tg3_flags & (TG3_FLAG_RX_PAUSE |
2706                                   TG3_FLAG_TX_PAUSE));
2707         orig_active_speed = tp->link_config.active_speed;
2708         orig_active_duplex = tp->link_config.active_duplex;
2709
2710         if (!(tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG) &&
2711             netif_carrier_ok(tp->dev) &&
2712             (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE)) {
2713                 mac_status = tr32(MAC_STATUS);
2714                 mac_status &= (MAC_STATUS_PCS_SYNCED |
2715                                MAC_STATUS_SIGNAL_DET |
2716                                MAC_STATUS_CFG_CHANGED |
2717                                MAC_STATUS_RCVD_CFG);
2718                 if (mac_status == (MAC_STATUS_PCS_SYNCED |
2719                                    MAC_STATUS_SIGNAL_DET)) {
2720                         tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
2721                                             MAC_STATUS_CFG_CHANGED));
2722                         return 0;
2723                 }
2724         }
2725
2726         tw32_f(MAC_TX_AUTO_NEG, 0);
2727
2728         tp->mac_mode &= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
2729         tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
2730         tw32_f(MAC_MODE, tp->mac_mode);
2731         udelay(40);
2732
2733         if (tp->phy_id == PHY_ID_BCM8002)
2734                 tg3_init_bcm8002(tp);
2735
2736         /* Enable link change event even when serdes polling.  */
2737         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2738         udelay(40);
2739
2740         current_link_up = 0;
2741         mac_status = tr32(MAC_STATUS);
2742
2743         if (tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG)
2744                 current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
2745         else
2746                 current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
2747
2748         tp->hw_status->status =
2749                 (SD_STATUS_UPDATED |
2750                  (tp->hw_status->status & ~SD_STATUS_LINK_CHG));
2751
2752         for (i = 0; i < 100; i++) {
2753                 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
2754                                     MAC_STATUS_CFG_CHANGED));
2755                 udelay(5);
2756                 if ((tr32(MAC_STATUS) & (MAC_STATUS_SYNC_CHANGED |
2757                                          MAC_STATUS_CFG_CHANGED |
2758                                          MAC_STATUS_LNKSTATE_CHANGED)) == 0)
2759                         break;
2760         }
2761
2762         mac_status = tr32(MAC_STATUS);
2763         if ((mac_status & MAC_STATUS_PCS_SYNCED) == 0) {
2764                 current_link_up = 0;
2765                 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
2766                     tp->serdes_counter == 0) {
2767                         tw32_f(MAC_MODE, (tp->mac_mode |
2768                                           MAC_MODE_SEND_CONFIGS));
2769                         udelay(1);
2770                         tw32_f(MAC_MODE, tp->mac_mode);
2771                 }
2772         }
2773
2774         if (current_link_up == 1) {
2775                 tp->link_config.active_speed = SPEED_1000;
2776                 tp->link_config.active_duplex = DUPLEX_FULL;
2777                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
2778                                     LED_CTRL_LNKLED_OVERRIDE |
2779                                     LED_CTRL_1000MBPS_ON));
2780         } else {
2781                 tp->link_config.active_speed = SPEED_INVALID;
2782                 tp->link_config.active_duplex = DUPLEX_INVALID;
2783                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
2784                                     LED_CTRL_LNKLED_OVERRIDE |
2785                                     LED_CTRL_TRAFFIC_OVERRIDE));
2786         }
2787
2788         if (current_link_up != netif_carrier_ok(tp->dev)) {
2789                 if (current_link_up)
2790                         netif_carrier_on(tp->dev);
2791                 else
2792                         netif_carrier_off(tp->dev);
2793                 tg3_link_report(tp);
2794         } else {
2795                 u32 now_pause_cfg =
2796                         tp->tg3_flags & (TG3_FLAG_RX_PAUSE |
2797                                          TG3_FLAG_TX_PAUSE);
2798                 if (orig_pause_cfg != now_pause_cfg ||
2799                     orig_active_speed != tp->link_config.active_speed ||
2800                     orig_active_duplex != tp->link_config.active_duplex)
2801                         tg3_link_report(tp);
2802         }
2803
2804         return 0;
2805 }
2806
2807 static int tg3_setup_fiber_mii_phy(struct tg3 *tp, int force_reset)
2808 {
2809         int current_link_up, err = 0;
2810         u32 bmsr, bmcr;
2811         u16 current_speed;
2812         u8 current_duplex;
2813
2814         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
2815         tw32_f(MAC_MODE, tp->mac_mode);
2816         udelay(40);
2817
2818         tw32(MAC_EVENT, 0);
2819
2820         tw32_f(MAC_STATUS,
2821              (MAC_STATUS_SYNC_CHANGED |
2822               MAC_STATUS_CFG_CHANGED |
2823               MAC_STATUS_MI_COMPLETION |
2824               MAC_STATUS_LNKSTATE_CHANGED));
2825         udelay(40);
2826
2827         if (force_reset)
2828                 tg3_phy_reset(tp);
2829
2830         current_link_up = 0;
2831         current_speed = SPEED_INVALID;
2832         current_duplex = DUPLEX_INVALID;
2833
2834         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2835         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2836         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
2837                 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
2838                         bmsr |= BMSR_LSTATUS;
2839                 else
2840                         bmsr &= ~BMSR_LSTATUS;
2841         }
2842
2843         err |= tg3_readphy(tp, MII_BMCR, &bmcr);
2844
2845         if ((tp->link_config.autoneg == AUTONEG_ENABLE) && !force_reset &&
2846             (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
2847                 /* do nothing, just check for link up at the end */
2848         } else if (tp->link_config.autoneg == AUTONEG_ENABLE) {
2849                 u32 adv, new_adv;
2850
2851                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
2852                 new_adv = adv & ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
2853                                   ADVERTISE_1000XPAUSE |
2854                                   ADVERTISE_1000XPSE_ASYM |
2855                                   ADVERTISE_SLCT);
2856
2857                 /* Always advertise symmetric PAUSE just like copper */
2858                 new_adv |= ADVERTISE_1000XPAUSE;
2859
2860                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
2861                         new_adv |= ADVERTISE_1000XHALF;
2862                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
2863                         new_adv |= ADVERTISE_1000XFULL;
2864
2865                 if ((new_adv != adv) || !(bmcr & BMCR_ANENABLE)) {
2866                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
2867                         bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
2868                         tg3_writephy(tp, MII_BMCR, bmcr);
2869
2870                         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2871                         tp->serdes_counter = SERDES_AN_TIMEOUT_5714S;
2872                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2873
2874                         return err;
2875                 }
2876         } else {
2877                 u32 new_bmcr;
2878
2879                 bmcr &= ~BMCR_SPEED1000;
2880                 new_bmcr = bmcr & ~(BMCR_ANENABLE | BMCR_FULLDPLX);
2881
2882                 if (tp->link_config.duplex == DUPLEX_FULL)
2883                         new_bmcr |= BMCR_FULLDPLX;
2884
2885                 if (new_bmcr != bmcr) {
2886                         /* BMCR_SPEED1000 is a reserved bit that needs
2887                          * to be set on write.
2888                          */
2889                         new_bmcr |= BMCR_SPEED1000;
2890
2891                         /* Force a linkdown */
2892                         if (netif_carrier_ok(tp->dev)) {
2893                                 u32 adv;
2894
2895                                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
2896                                 adv &= ~(ADVERTISE_1000XFULL |
2897                                          ADVERTISE_1000XHALF |
2898                                          ADVERTISE_SLCT);
2899                                 tg3_writephy(tp, MII_ADVERTISE, adv);
2900                                 tg3_writephy(tp, MII_BMCR, bmcr |
2901                                                            BMCR_ANRESTART |
2902                                                            BMCR_ANENABLE);
2903                                 udelay(10);
2904                                 netif_carrier_off(tp->dev);
2905                         }
2906                         tg3_writephy(tp, MII_BMCR, new_bmcr);
2907                         bmcr = new_bmcr;
2908                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2909                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
2910                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
2911                             ASIC_REV_5714) {
2912                                 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
2913                                         bmsr |= BMSR_LSTATUS;
2914                                 else
2915                                         bmsr &= ~BMSR_LSTATUS;
2916                         }
2917                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2918                 }
2919         }
2920
2921         if (bmsr & BMSR_LSTATUS) {
2922                 current_speed = SPEED_1000;
2923                 current_link_up = 1;
2924                 if (bmcr & BMCR_FULLDPLX)
2925                         current_duplex = DUPLEX_FULL;
2926                 else
2927                         current_duplex = DUPLEX_HALF;
2928
2929                 if (bmcr & BMCR_ANENABLE) {
2930                         u32 local_adv, remote_adv, common;
2931
2932                         err |= tg3_readphy(tp, MII_ADVERTISE, &local_adv);
2933                         err |= tg3_readphy(tp, MII_LPA, &remote_adv);
2934                         common = local_adv & remote_adv;
2935                         if (common & (ADVERTISE_1000XHALF |
2936                                       ADVERTISE_1000XFULL)) {
2937                                 if (common & ADVERTISE_1000XFULL)
2938                                         current_duplex = DUPLEX_FULL;
2939                                 else
2940                                         current_duplex = DUPLEX_HALF;
2941
2942                                 tg3_setup_flow_control(tp, local_adv,
2943                                                        remote_adv);
2944                         }
2945                         else
2946                                 current_link_up = 0;
2947                 }
2948         }
2949
2950         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
2951         if (tp->link_config.active_duplex == DUPLEX_HALF)
2952                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
2953
2954         tw32_f(MAC_MODE, tp->mac_mode);
2955         udelay(40);
2956
2957         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
2958
2959         tp->link_config.active_speed = current_speed;
2960         tp->link_config.active_duplex = current_duplex;
2961
2962         if (current_link_up != netif_carrier_ok(tp->dev)) {
2963                 if (current_link_up)
2964                         netif_carrier_on(tp->dev);
2965                 else {
2966                         netif_carrier_off(tp->dev);
2967                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
2968                 }
2969                 tg3_link_report(tp);
2970         }
2971         return err;
2972 }
2973
2974 static void tg3_serdes_parallel_detect(struct tg3 *tp)
2975 {
2976         if (tp->serdes_counter) {
2977                 /* Give autoneg time to complete. */
2978                 tp->serdes_counter--;
2979                 return;
2980         }
2981         if (!netif_carrier_ok(tp->dev) &&
2982             (tp->link_config.autoneg == AUTONEG_ENABLE)) {
2983                 u32 bmcr;
2984
2985                 tg3_readphy(tp, MII_BMCR, &bmcr);
2986                 if (bmcr & BMCR_ANENABLE) {
2987                         u32 phy1, phy2;
2988
2989                         /* Select shadow register 0x1f */
2990                         tg3_writephy(tp, 0x1c, 0x7c00);
2991                         tg3_readphy(tp, 0x1c, &phy1);
2992
2993                         /* Select expansion interrupt status register */
2994                         tg3_writephy(tp, 0x17, 0x0f01);
2995                         tg3_readphy(tp, 0x15, &phy2);
2996                         tg3_readphy(tp, 0x15, &phy2);
2997
2998                         if ((phy1 & 0x10) && !(phy2 & 0x20)) {
2999                                 /* We have signal detect and not receiving
3000                                  * config code words, link is up by parallel
3001                                  * detection.
3002                                  */
3003
3004                                 bmcr &= ~BMCR_ANENABLE;
3005                                 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
3006                                 tg3_writephy(tp, MII_BMCR, bmcr);
3007                                 tp->tg3_flags2 |= TG3_FLG2_PARALLEL_DETECT;
3008                         }
3009                 }
3010         }
3011         else if (netif_carrier_ok(tp->dev) &&
3012                  (tp->link_config.autoneg == AUTONEG_ENABLE) &&
3013                  (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
3014                 u32 phy2;
3015
3016                 /* Select expansion interrupt status register */
3017                 tg3_writephy(tp, 0x17, 0x0f01);
3018                 tg3_readphy(tp, 0x15, &phy2);
3019                 if (phy2 & 0x20) {
3020                         u32 bmcr;
3021
3022                         /* Config code words received, turn on autoneg. */
3023                         tg3_readphy(tp, MII_BMCR, &bmcr);
3024                         tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
3025
3026                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
3027
3028                 }
3029         }
3030 }
3031
3032 static int tg3_setup_phy(struct tg3 *tp, int force_reset)
3033 {
3034         int err;
3035
3036         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
3037                 err = tg3_setup_fiber_phy(tp, force_reset);
3038         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
3039                 err = tg3_setup_fiber_mii_phy(tp, force_reset);
3040         } else {
3041                 err = tg3_setup_copper_phy(tp, force_reset);
3042         }
3043
3044         if (tp->link_config.active_speed == SPEED_1000 &&
3045             tp->link_config.active_duplex == DUPLEX_HALF)
3046                 tw32(MAC_TX_LENGTHS,
3047                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
3048                       (6 << TX_LENGTHS_IPG_SHIFT) |
3049                       (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
3050         else
3051                 tw32(MAC_TX_LENGTHS,
3052                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
3053                       (6 << TX_LENGTHS_IPG_SHIFT) |
3054                       (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
3055
3056         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
3057                 if (netif_carrier_ok(tp->dev)) {
3058                         tw32(HOSTCC_STAT_COAL_TICKS,
3059                              tp->coal.stats_block_coalesce_usecs);
3060                 } else {
3061                         tw32(HOSTCC_STAT_COAL_TICKS, 0);
3062                 }
3063         }
3064
3065         if (tp->tg3_flags & TG3_FLAG_ASPM_WORKAROUND) {
3066                 u32 val = tr32(PCIE_PWR_MGMT_THRESH);
3067                 if (!netif_carrier_ok(tp->dev))
3068                         val = (val & ~PCIE_PWR_MGMT_L1_THRESH_MSK) |
3069                               tp->pwrmgmt_thresh;
3070                 else
3071                         val |= PCIE_PWR_MGMT_L1_THRESH_MSK;
3072                 tw32(PCIE_PWR_MGMT_THRESH, val);
3073         }
3074
3075         return err;
3076 }
3077
3078 /* This is called whenever we suspect that the system chipset is re-
3079  * ordering the sequence of MMIO to the tx send mailbox. The symptom
3080  * is bogus tx completions. We try to recover by setting the
3081  * TG3_FLAG_MBOX_WRITE_REORDER flag and resetting the chip later
3082  * in the workqueue.
3083  */
3084 static void tg3_tx_recover(struct tg3 *tp)
3085 {
3086         BUG_ON((tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER) ||
3087                tp->write32_tx_mbox == tg3_write_indirect_mbox);
3088
3089         printk(KERN_WARNING PFX "%s: The system may be re-ordering memory-"
3090                "mapped I/O cycles to the network device, attempting to "
3091                "recover. Please report the problem to the driver maintainer "
3092                "and include system chipset information.\n", tp->dev->name);
3093
3094         spin_lock(&tp->lock);
3095         tp->tg3_flags |= TG3_FLAG_TX_RECOVERY_PENDING;
3096         spin_unlock(&tp->lock);
3097 }
3098
3099 static inline u32 tg3_tx_avail(struct tg3 *tp)
3100 {
3101         smp_mb();
3102         return (tp->tx_pending -
3103                 ((tp->tx_prod - tp->tx_cons) & (TG3_TX_RING_SIZE - 1)));
3104 }
3105
3106 /* Tigon3 never reports partial packet sends.  So we do not
3107  * need special logic to handle SKBs that have not had all
3108  * of their frags sent yet, like SunGEM does.
3109  */
3110 static void tg3_tx(struct tg3 *tp)
3111 {
3112         u32 hw_idx = tp->hw_status->idx[0].tx_consumer;
3113         u32 sw_idx = tp->tx_cons;
3114
3115         while (sw_idx != hw_idx) {
3116                 struct tx_ring_info *ri = &tp->tx_buffers[sw_idx];
3117                 struct sk_buff *skb = ri->skb;
3118                 int i, tx_bug = 0;
3119
3120                 if (unlikely(skb == NULL)) {
3121                         tg3_tx_recover(tp);
3122                         return;
3123                 }
3124
3125                 pci_unmap_single(tp->pdev,
3126                                  pci_unmap_addr(ri, mapping),
3127                                  skb_headlen(skb),
3128                                  PCI_DMA_TODEVICE);
3129
3130                 ri->skb = NULL;
3131
3132                 sw_idx = NEXT_TX(sw_idx);
3133
3134                 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
3135                         ri = &tp->tx_buffers[sw_idx];
3136                         if (unlikely(ri->skb != NULL || sw_idx == hw_idx))
3137                                 tx_bug = 1;
3138
3139                         pci_unmap_page(tp->pdev,
3140                                        pci_unmap_addr(ri, mapping),
3141                                        skb_shinfo(skb)->frags[i].size,
3142                                        PCI_DMA_TODEVICE);
3143
3144                         sw_idx = NEXT_TX(sw_idx);
3145                 }
3146
3147                 dev_kfree_skb(skb);
3148
3149                 if (unlikely(tx_bug)) {
3150                         tg3_tx_recover(tp);
3151                         return;
3152                 }
3153         }
3154
3155         tp->tx_cons = sw_idx;
3156
3157         /* Need to make the tx_cons update visible to tg3_start_xmit()
3158          * before checking for netif_queue_stopped().  Without the
3159          * memory barrier, there is a small possibility that tg3_start_xmit()
3160          * will miss it and cause the queue to be stopped forever.
3161          */
3162         smp_mb();
3163
3164         if (unlikely(netif_queue_stopped(tp->dev) &&
3165                      (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp)))) {
3166                 netif_tx_lock(tp->dev);
3167                 if (netif_queue_stopped(tp->dev) &&
3168                     (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp)))
3169                         netif_wake_queue(tp->dev);
3170                 netif_tx_unlock(tp->dev);
3171         }
3172 }
3173
3174 /* Returns size of skb allocated or < 0 on error.
3175  *
3176  * We only need to fill in the address because the other members
3177  * of the RX descriptor are invariant, see tg3_init_rings.
3178  *
3179  * Note the purposeful assymetry of cpu vs. chip accesses.  For
3180  * posting buffers we only dirty the first cache line of the RX
3181  * descriptor (containing the address).  Whereas for the RX status
3182  * buffers the cpu only reads the last cacheline of the RX descriptor
3183  * (to fetch the error flags, vlan tag, checksum, and opaque cookie).
3184  */
3185 static int tg3_alloc_rx_skb(struct tg3 *tp, u32 opaque_key,
3186                             int src_idx, u32 dest_idx_unmasked)
3187 {
3188         struct tg3_rx_buffer_desc *desc;
3189         struct ring_info *map, *src_map;
3190         struct sk_buff *skb;
3191         dma_addr_t mapping;
3192         int skb_size, dest_idx;
3193
3194         src_map = NULL;
3195         switch (opaque_key) {
3196         case RXD_OPAQUE_RING_STD:
3197                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
3198                 desc = &tp->rx_std[dest_idx];
3199                 map = &tp->rx_std_buffers[dest_idx];
3200                 if (src_idx >= 0)
3201                         src_map = &tp->rx_std_buffers[src_idx];
3202                 skb_size = tp->rx_pkt_buf_sz;
3203                 break;
3204
3205         case RXD_OPAQUE_RING_JUMBO:
3206                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
3207                 desc = &tp->rx_jumbo[dest_idx];
3208                 map = &tp->rx_jumbo_buffers[dest_idx];
3209                 if (src_idx >= 0)
3210                         src_map = &tp->rx_jumbo_buffers[src_idx];
3211                 skb_size = RX_JUMBO_PKT_BUF_SZ;
3212                 break;
3213
3214         default:
3215                 return -EINVAL;
3216         };
3217
3218         /* Do not overwrite any of the map or rp information
3219          * until we are sure we can commit to a new buffer.
3220          *
3221          * Callers depend upon this behavior and assume that
3222          * we leave everything unchanged if we fail.
3223          */
3224         skb = netdev_alloc_skb(tp->dev, skb_size);
3225         if (skb == NULL)
3226                 return -ENOMEM;
3227
3228         skb_reserve(skb, tp->rx_offset);
3229
3230         mapping = pci_map_single(tp->pdev, skb->data,
3231                                  skb_size - tp->rx_offset,
3232                                  PCI_DMA_FROMDEVICE);
3233
3234         map->skb = skb;
3235         pci_unmap_addr_set(map, mapping, mapping);
3236
3237         if (src_map != NULL)
3238                 src_map->skb = NULL;
3239
3240         desc->addr_hi = ((u64)mapping >> 32);
3241         desc->addr_lo = ((u64)mapping & 0xffffffff);
3242
3243         return skb_size;
3244 }
3245
3246 /* We only need to move over in the address because the other
3247  * members of the RX descriptor are invariant.  See notes above
3248  * tg3_alloc_rx_skb for full details.
3249  */
3250 static void tg3_recycle_rx(struct tg3 *tp, u32 opaque_key,
3251                            int src_idx, u32 dest_idx_unmasked)
3252 {
3253         struct tg3_rx_buffer_desc *src_desc, *dest_desc;
3254         struct ring_info *src_map, *dest_map;
3255         int dest_idx;
3256
3257         switch (opaque_key) {
3258         case RXD_OPAQUE_RING_STD:
3259                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
3260                 dest_desc = &tp->rx_std[dest_idx];
3261                 dest_map = &tp->rx_std_buffers[dest_idx];
3262                 src_desc = &tp->rx_std[src_idx];
3263                 src_map = &tp->rx_std_buffers[src_idx];
3264                 break;
3265
3266         case RXD_OPAQUE_RING_JUMBO:
3267                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
3268                 dest_desc = &tp->rx_jumbo[dest_idx];
3269                 dest_map = &tp->rx_jumbo_buffers[dest_idx];
3270                 src_desc = &tp->rx_jumbo[src_idx];
3271                 src_map = &tp->rx_jumbo_buffers[src_idx];
3272                 break;
3273
3274         default:
3275                 return;
3276         };
3277
3278         dest_map->skb = src_map->skb;
3279         pci_unmap_addr_set(dest_map, mapping,
3280                            pci_unmap_addr(src_map, mapping));
3281         dest_desc->addr_hi = src_desc->addr_hi;
3282         dest_desc->addr_lo = src_desc->addr_lo;
3283
3284         src_map->skb = NULL;
3285 }
3286
3287 #if TG3_VLAN_TAG_USED
3288 static int tg3_vlan_rx(struct tg3 *tp, struct sk_buff *skb, u16 vlan_tag)
3289 {
3290         return vlan_hwaccel_receive_skb(skb, tp->vlgrp, vlan_tag);
3291 }
3292 #endif
3293
3294 /* The RX ring scheme is composed of multiple rings which post fresh
3295  * buffers to the chip, and one special ring the chip uses to report
3296  * status back to the host.
3297  *
3298  * The special ring reports the status of received packets to the
3299  * host.  The chip does not write into the original descriptor the
3300  * RX buffer was obtained from.  The chip simply takes the original
3301  * descriptor as provided by the host, updates the status and length
3302  * field, then writes this into the next status ring entry.
3303  *
3304  * Each ring the host uses to post buffers to the chip is described
3305  * by a TG3_BDINFO entry in the chips SRAM area.  When a packet arrives,
3306  * it is first placed into the on-chip ram.  When the packet's length
3307  * is known, it walks down the TG3_BDINFO entries to select the ring.
3308  * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO
3309  * which is within the range of the new packet's length is chosen.
3310  *
3311  * The "separate ring for rx status" scheme may sound queer, but it makes
3312  * sense from a cache coherency perspective.  If only the host writes
3313  * to the buffer post rings, and only the chip writes to the rx status
3314  * rings, then cache lines never move beyond shared-modified state.
3315  * If both the host and chip were to write into the same ring, cache line
3316  * eviction could occur since both entities want it in an exclusive state.
3317  */
3318 static int tg3_rx(struct tg3 *tp, int budget)
3319 {
3320         u32 work_mask, rx_std_posted = 0;
3321         u32 sw_idx = tp->rx_rcb_ptr;
3322         u16 hw_idx;
3323         int received;
3324
3325         hw_idx = tp->hw_status->idx[0].rx_producer;
3326         /*
3327          * We need to order the read of hw_idx and the read of
3328          * the opaque cookie.
3329          */
3330         rmb();
3331         work_mask = 0;
3332         received = 0;
3333         while (sw_idx != hw_idx && budget > 0) {
3334                 struct tg3_rx_buffer_desc *desc = &tp->rx_rcb[sw_idx];
3335                 unsigned int len;
3336                 struct sk_buff *skb;
3337                 dma_addr_t dma_addr;
3338                 u32 opaque_key, desc_idx, *post_ptr;
3339
3340                 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
3341                 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
3342                 if (opaque_key == RXD_OPAQUE_RING_STD) {
3343                         dma_addr = pci_unmap_addr(&tp->rx_std_buffers[desc_idx],
3344                                                   mapping);
3345                         skb = tp->rx_std_buffers[desc_idx].skb;
3346                         post_ptr = &tp->rx_std_ptr;
3347                         rx_std_posted++;
3348                 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
3349                         dma_addr = pci_unmap_addr(&tp->rx_jumbo_buffers[desc_idx],
3350                                                   mapping);
3351                         skb = tp->rx_jumbo_buffers[desc_idx].skb;
3352                         post_ptr = &tp->rx_jumbo_ptr;
3353                 }
3354                 else {
3355                         goto next_pkt_nopost;
3356                 }
3357
3358                 work_mask |= opaque_key;
3359
3360                 if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
3361                     (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII)) {
3362                 drop_it:
3363                         tg3_recycle_rx(tp, opaque_key,
3364                                        desc_idx, *post_ptr);
3365                 drop_it_no_recycle:
3366                         /* Other statistics kept track of by card. */
3367                         tp->net_stats.rx_dropped++;
3368                         goto next_pkt;
3369                 }
3370
3371                 len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) - 4; /* omit crc */
3372
3373                 if (len > RX_COPY_THRESHOLD
3374                         && tp->rx_offset == 2
3375                         /* rx_offset != 2 iff this is a 5701 card running
3376                          * in PCI-X mode [see tg3_get_invariants()] */
3377                 ) {
3378                         int skb_size;
3379
3380                         skb_size = tg3_alloc_rx_skb(tp, opaque_key,
3381                                                     desc_idx, *post_ptr);
3382                         if (skb_size < 0)
3383                                 goto drop_it;
3384
3385                         pci_unmap_single(tp->pdev, dma_addr,
3386                                          skb_size - tp->rx_offset,
3387                                          PCI_DMA_FROMDEVICE);
3388
3389                         skb_put(skb, len);
3390                 } else {
3391                         struct sk_buff *copy_skb;
3392
3393                         tg3_recycle_rx(tp, opaque_key,
3394                                        desc_idx, *post_ptr);
3395
3396                         copy_skb = netdev_alloc_skb(tp->dev, len + 2);
3397                         if (copy_skb == NULL)
3398                                 goto drop_it_no_recycle;
3399
3400                         skb_reserve(copy_skb, 2);
3401                         skb_put(copy_skb, len);
3402                         pci_dma_sync_single_for_cpu(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
3403                         skb_copy_from_linear_data(skb, copy_skb->data, len);
3404                         pci_dma_sync_single_for_device(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
3405
3406                         /* We'll reuse the original ring buffer. */
3407                         skb = copy_skb;
3408                 }
3409
3410                 if ((tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) &&
3411                     (desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
3412                     (((desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
3413                       >> RXD_TCPCSUM_SHIFT) == 0xffff))
3414                         skb->ip_summed = CHECKSUM_UNNECESSARY;
3415                 else
3416                         skb->ip_summed = CHECKSUM_NONE;
3417
3418                 skb->protocol = eth_type_trans(skb, tp->dev);
3419 #if TG3_VLAN_TAG_USED
3420                 if (tp->vlgrp != NULL &&
3421                     desc->type_flags & RXD_FLAG_VLAN) {
3422                         tg3_vlan_rx(tp, skb,
3423                                     desc->err_vlan & RXD_VLAN_MASK);
3424                 } else
3425 #endif
3426                         netif_receive_skb(skb);
3427
3428                 tp->dev->last_rx = jiffies;
3429                 received++;
3430                 budget--;
3431
3432 next_pkt:
3433                 (*post_ptr)++;
3434
3435                 if (unlikely(rx_std_posted >= tp->rx_std_max_post)) {
3436                         u32 idx = *post_ptr % TG3_RX_RING_SIZE;
3437
3438                         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX +
3439                                      TG3_64BIT_REG_LOW, idx);
3440                         work_mask &= ~RXD_OPAQUE_RING_STD;
3441                         rx_std_posted = 0;
3442                 }
3443 next_pkt_nopost:
3444                 sw_idx++;
3445                 sw_idx &= (TG3_RX_RCB_RING_SIZE(tp) - 1);
3446
3447                 /* Refresh hw_idx to see if there is new work */
3448                 if (sw_idx == hw_idx) {
3449                         hw_idx = tp->hw_status->idx[0].rx_producer;
3450                         rmb();
3451                 }
3452         }
3453
3454         /* ACK the status ring. */
3455         tp->rx_rcb_ptr = sw_idx;
3456         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, sw_idx);
3457
3458         /* Refill RX ring(s). */
3459         if (work_mask & RXD_OPAQUE_RING_STD) {
3460                 sw_idx = tp->rx_std_ptr % TG3_RX_RING_SIZE;
3461                 tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
3462                              sw_idx);
3463         }
3464         if (work_mask & RXD_OPAQUE_RING_JUMBO) {
3465                 sw_idx = tp->rx_jumbo_ptr % TG3_RX_JUMBO_RING_SIZE;
3466                 tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
3467                              sw_idx);
3468         }
3469         mmiowb();
3470
3471         return received;
3472 }
3473
3474 static int tg3_poll(struct napi_struct *napi, int budget)
3475 {
3476         struct tg3 *tp = container_of(napi, struct tg3, napi);
3477         struct net_device *netdev = tp->dev;
3478         struct tg3_hw_status *sblk = tp->hw_status;
3479         int work_done = 0;
3480
3481         /* handle link change and other phy events */
3482         if (!(tp->tg3_flags &
3483               (TG3_FLAG_USE_LINKCHG_REG |
3484                TG3_FLAG_POLL_SERDES))) {
3485                 if (sblk->status & SD_STATUS_LINK_CHG) {
3486                         sblk->status = SD_STATUS_UPDATED |
3487                                 (sblk->status & ~SD_STATUS_LINK_CHG);
3488                         spin_lock(&tp->lock);
3489                         tg3_setup_phy(tp, 0);
3490                         spin_unlock(&tp->lock);
3491                 }
3492         }
3493
3494         /* run TX completion thread */
3495         if (sblk->idx[0].tx_consumer != tp->tx_cons) {
3496                 tg3_tx(tp);
3497                 if (unlikely(tp->tg3_flags & TG3_FLAG_TX_RECOVERY_PENDING)) {
3498                         netif_rx_complete(netdev, napi);
3499                         schedule_work(&tp->reset_task);
3500                         return 0;
3501                 }
3502         }
3503
3504         /* run RX thread, within the bounds set by NAPI.
3505          * All RX "locking" is done by ensuring outside
3506          * code synchronizes with tg3->napi.poll()
3507          */
3508         if (sblk->idx[0].rx_producer != tp->rx_rcb_ptr)
3509                 work_done = tg3_rx(tp, budget);
3510
3511         if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
3512                 tp->last_tag = sblk->status_tag;
3513                 rmb();
3514         } else
3515                 sblk->status &= ~SD_STATUS_UPDATED;
3516
3517         /* if no more work, tell net stack and NIC we're done */
3518         if (!tg3_has_work(tp)) {
3519                 netif_rx_complete(netdev, napi);
3520                 tg3_restart_ints(tp);
3521         }
3522
3523         return work_done;
3524 }
3525
3526 static void tg3_irq_quiesce(struct tg3 *tp)
3527 {
3528         BUG_ON(tp->irq_sync);
3529
3530         tp->irq_sync = 1;
3531         smp_mb();
3532
3533         synchronize_irq(tp->pdev->irq);
3534 }
3535
3536 static inline int tg3_irq_sync(struct tg3 *tp)
3537 {
3538         return tp->irq_sync;
3539 }
3540
3541 /* Fully shutdown all tg3 driver activity elsewhere in the system.
3542  * If irq_sync is non-zero, then the IRQ handler must be synchronized
3543  * with as well.  Most of the time, this is not necessary except when
3544  * shutting down the device.
3545  */
3546 static inline void tg3_full_lock(struct tg3 *tp, int irq_sync)
3547 {
3548         spin_lock_bh(&tp->lock);
3549         if (irq_sync)
3550                 tg3_irq_quiesce(tp);
3551 }
3552
3553 static inline void tg3_full_unlock(struct tg3 *tp)
3554 {
3555         spin_unlock_bh(&tp->lock);
3556 }
3557
3558 /* One-shot MSI handler - Chip automatically disables interrupt
3559  * after sending MSI so driver doesn't have to do it.
3560  */
3561 static irqreturn_t tg3_msi_1shot(int irq, void *dev_id)
3562 {
3563         struct net_device *dev = dev_id;
3564         struct tg3 *tp = netdev_priv(dev);
3565
3566         prefetch(tp->hw_status);
3567         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3568
3569         if (likely(!tg3_irq_sync(tp)))
3570                 netif_rx_schedule(dev, &tp->napi);
3571
3572         return IRQ_HANDLED;
3573 }
3574
3575 /* MSI ISR - No need to check for interrupt sharing and no need to
3576  * flush status block and interrupt mailbox. PCI ordering rules
3577  * guarantee that MSI will arrive after the status block.
3578  */
3579 static irqreturn_t tg3_msi(int irq, void *dev_id)
3580 {
3581         struct net_device *dev = dev_id;
3582         struct tg3 *tp = netdev_priv(dev);
3583
3584         prefetch(tp->hw_status);
3585         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3586         /*
3587          * Writing any value to intr-mbox-0 clears PCI INTA# and
3588          * chip-internal interrupt pending events.
3589          * Writing non-zero to intr-mbox-0 additional tells the
3590          * NIC to stop sending us irqs, engaging "in-intr-handler"
3591          * event coalescing.
3592          */
3593         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
3594         if (likely(!tg3_irq_sync(tp)))
3595                 netif_rx_schedule(dev, &tp->napi);
3596
3597         return IRQ_RETVAL(1);
3598 }
3599
3600 static irqreturn_t tg3_interrupt(int irq, void *dev_id)
3601 {
3602         struct net_device *dev = dev_id;
3603         struct tg3 *tp = netdev_priv(dev);
3604         struct tg3_hw_status *sblk = tp->hw_status;
3605         unsigned int handled = 1;
3606
3607         /* In INTx mode, it is possible for the interrupt to arrive at
3608          * the CPU before the status block posted prior to the interrupt.
3609          * Reading the PCI State register will confirm whether the
3610          * interrupt is ours and will flush the status block.
3611          */
3612         if (unlikely(!(sblk->status & SD_STATUS_UPDATED))) {
3613                 if ((tp->tg3_flags & TG3_FLAG_CHIP_RESETTING) ||
3614                     (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
3615                         handled = 0;
3616                         goto out;
3617                 }
3618         }
3619
3620         /*
3621          * Writing any value to intr-mbox-0 clears PCI INTA# and
3622          * chip-internal interrupt pending events.
3623          * Writing non-zero to intr-mbox-0 additional tells the
3624          * NIC to stop sending us irqs, engaging "in-intr-handler"
3625          * event coalescing.
3626          *
3627          * Flush the mailbox to de-assert the IRQ immediately to prevent
3628          * spurious interrupts.  The flush impacts performance but
3629          * excessive spurious interrupts can be worse in some cases.
3630          */
3631         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
3632         if (tg3_irq_sync(tp))
3633                 goto out;
3634         sblk->status &= ~SD_STATUS_UPDATED;
3635         if (likely(tg3_has_work(tp))) {
3636                 prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3637                 netif_rx_schedule(dev, &tp->napi);
3638         } else {
3639                 /* No work, shared interrupt perhaps?  re-enable
3640                  * interrupts, and flush that PCI write
3641                  */
3642                 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
3643                                0x00000000);
3644         }
3645 out:
3646         return IRQ_RETVAL(handled);
3647 }
3648
3649 static irqreturn_t tg3_interrupt_tagged(int irq, void *dev_id)
3650 {
3651         struct net_device *dev = dev_id;
3652         struct tg3 *tp = netdev_priv(dev);
3653         struct tg3_hw_status *sblk = tp->hw_status;
3654         unsigned int handled = 1;
3655
3656         /* In INTx mode, it is possible for the interrupt to arrive at
3657          * the CPU before the status block posted prior to the interrupt.
3658          * Reading the PCI State register will confirm whether the
3659          * interrupt is ours and will flush the status block.
3660          */
3661         if (unlikely(sblk->status_tag == tp->last_tag)) {
3662                 if ((tp->tg3_flags & TG3_FLAG_CHIP_RESETTING) ||
3663                     (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
3664                         handled = 0;
3665                         goto out;
3666                 }
3667         }
3668
3669         /*
3670          * writing any value to intr-mbox-0 clears PCI INTA# and
3671          * chip-internal interrupt pending events.
3672          * writing non-zero to intr-mbox-0 additional tells the
3673          * NIC to stop sending us irqs, engaging "in-intr-handler"
3674          * event coalescing.
3675          *
3676          * Flush the mailbox to de-assert the IRQ immediately to prevent
3677          * spurious interrupts.  The flush impacts performance but
3678          * excessive spurious interrupts can be worse in some cases.
3679          */
3680         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
3681         if (tg3_irq_sync(tp))
3682                 goto out;
3683         if (netif_rx_schedule_prep(dev, &tp->napi)) {
3684                 prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
3685                 /* Update last_tag to mark that this status has been
3686                  * seen. Because interrupt may be shared, we may be
3687                  * racing with tg3_poll(), so only update last_tag
3688                  * if tg3_poll() is not scheduled.
3689                  */
3690                 tp->last_tag = sblk->status_tag;
3691                 __netif_rx_schedule(dev, &tp->napi);
3692         }
3693 out:
3694         return IRQ_RETVAL(handled);
3695 }
3696
3697 /* ISR for interrupt test */
3698 static irqreturn_t tg3_test_isr(int irq, void *dev_id)
3699 {
3700         struct net_device *dev = dev_id;
3701         struct tg3 *tp = netdev_priv(dev);
3702         struct tg3_hw_status *sblk = tp->hw_status;
3703
3704         if ((sblk->status & SD_STATUS_UPDATED) ||
3705             !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
3706                 tg3_disable_ints(tp);
3707                 return IRQ_RETVAL(1);
3708         }
3709         return IRQ_RETVAL(0);
3710 }
3711
3712 static int tg3_init_hw(struct tg3 *, int);
3713 static int tg3_halt(struct tg3 *, int, int);
3714
3715 /* Restart hardware after configuration changes, self-test, etc.
3716  * Invoked with tp->lock held.
3717  */
3718 static int tg3_restart_hw(struct tg3 *tp, int reset_phy)
3719 {
3720         int err;
3721
3722         err = tg3_init_hw(tp, reset_phy);
3723         if (err) {
3724                 printk(KERN_ERR PFX "%s: Failed to re-initialize device, "
3725                        "aborting.\n", tp->dev->name);
3726                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
3727                 tg3_full_unlock(tp);
3728                 del_timer_sync(&tp->timer);
3729                 tp->irq_sync = 0;
3730                 napi_enable(&tp->napi);
3731                 dev_close(tp->dev);
3732                 tg3_full_lock(tp, 0);
3733         }
3734         return err;
3735 }
3736
3737 #ifdef CONFIG_NET_POLL_CONTROLLER
3738 static void tg3_poll_controller(struct net_device *dev)
3739 {
3740         struct tg3 *tp = netdev_priv(dev);
3741
3742         tg3_interrupt(tp->pdev->irq, dev);
3743 }
3744 #endif
3745
3746 static void tg3_reset_task(struct work_struct *work)
3747 {
3748         struct tg3 *tp = container_of(work, struct tg3, reset_task);
3749         unsigned int restart_timer;
3750
3751         tg3_full_lock(tp, 0);
3752
3753         if (!netif_running(tp->dev)) {
3754                 tg3_full_unlock(tp);
3755                 return;
3756         }
3757
3758         tg3_full_unlock(tp);
3759
3760         tg3_netif_stop(tp);
3761
3762         tg3_full_lock(tp, 1);
3763
3764         restart_timer = tp->tg3_flags2 & TG3_FLG2_RESTART_TIMER;
3765         tp->tg3_flags2 &= ~TG3_FLG2_RESTART_TIMER;
3766
3767         if (tp->tg3_flags & TG3_FLAG_TX_RECOVERY_PENDING) {
3768                 tp->write32_tx_mbox = tg3_write32_tx_mbox;
3769                 tp->write32_rx_mbox = tg3_write_flush_reg32;
3770                 tp->tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
3771                 tp->tg3_flags &= ~TG3_FLAG_TX_RECOVERY_PENDING;
3772         }
3773
3774         tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
3775         if (tg3_init_hw(tp, 1))
3776                 goto out;
3777
3778         tg3_netif_start(tp);
3779
3780         if (restart_timer)
3781                 mod_timer(&tp->timer, jiffies + 1);
3782
3783 out:
3784         tg3_full_unlock(tp);
3785 }
3786
3787 static void tg3_dump_short_state(struct tg3 *tp)
3788 {
3789         printk(KERN_ERR PFX "DEBUG: MAC_TX_STATUS[%08x] MAC_RX_STATUS[%08x]\n",
3790                tr32(MAC_TX_STATUS), tr32(MAC_RX_STATUS));
3791         printk(KERN_ERR PFX "DEBUG: RDMAC_STATUS[%08x] WDMAC_STATUS[%08x]\n",
3792                tr32(RDMAC_STATUS), tr32(WDMAC_STATUS));
3793 }
3794
3795 static void tg3_tx_timeout(struct net_device *dev)
3796 {
3797         struct tg3 *tp = netdev_priv(dev);
3798
3799         if (netif_msg_tx_err(tp)) {
3800                 printk(KERN_ERR PFX "%s: transmit timed out, resetting\n",
3801                        dev->name);
3802                 tg3_dump_short_state(tp);
3803         }
3804
3805         schedule_work(&tp->reset_task);
3806 }
3807
3808 /* Test for DMA buffers crossing any 4GB boundaries: 4G, 8G, etc */
3809 static inline int tg3_4g_overflow_test(dma_addr_t mapping, int len)
3810 {
3811         u32 base = (u32) mapping & 0xffffffff;
3812
3813         return ((base > 0xffffdcc0) &&
3814                 (base + len + 8 < base));
3815 }
3816
3817 /* Test for DMA addresses > 40-bit */
3818 static inline int tg3_40bit_overflow_test(struct tg3 *tp, dma_addr_t mapping,
3819                                           int len)
3820 {
3821 #if defined(CONFIG_HIGHMEM) && (BITS_PER_LONG == 64)
3822         if (tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG)
3823                 return (((u64) mapping + len) > DMA_40BIT_MASK);
3824         return 0;
3825 #else
3826         return 0;
3827 #endif
3828 }
3829
3830 static void tg3_set_txd(struct tg3 *, int, dma_addr_t, int, u32, u32);
3831
3832 /* Workaround 4GB and 40-bit hardware DMA bugs. */
3833 static int tigon3_dma_hwbug_workaround(struct tg3 *tp, struct sk_buff *skb,
3834                                        u32 last_plus_one, u32 *start,
3835                                        u32 base_flags, u32 mss)
3836 {
3837         struct sk_buff *new_skb = skb_copy(skb, GFP_ATOMIC);
3838         dma_addr_t new_addr = 0;
3839         u32 entry = *start;
3840         int i, ret = 0;
3841
3842         if (!new_skb) {
3843                 ret = -1;
3844         } else {
3845                 /* New SKB is guaranteed to be linear. */
3846                 entry = *start;
3847                 new_addr = pci_map_single(tp->pdev, new_skb->data, new_skb->len,
3848                                           PCI_DMA_TODEVICE);
3849                 /* Make sure new skb does not cross any 4G boundaries.
3850                  * Drop the packet if it does.
3851                  */
3852                 if (tg3_4g_overflow_test(new_addr, new_skb->len)) {
3853                         ret = -1;
3854                         dev_kfree_skb(new_skb);
3855                         new_skb = NULL;
3856                 } else {
3857                         tg3_set_txd(tp, entry, new_addr, new_skb->len,
3858                                     base_flags, 1 | (mss << 1));
3859                         *start = NEXT_TX(entry);
3860                 }
3861         }
3862
3863         /* Now clean up the sw ring entries. */
3864         i = 0;
3865         while (entry != last_plus_one) {
3866                 int len;
3867
3868                 if (i == 0)
3869                         len = skb_headlen(skb);
3870                 else
3871                         len = skb_shinfo(skb)->frags[i-1].size;
3872                 pci_unmap_single(tp->pdev,
3873                                  pci_unmap_addr(&tp->tx_buffers[entry], mapping),
3874                                  len, PCI_DMA_TODEVICE);
3875                 if (i == 0) {
3876                         tp->tx_buffers[entry].skb = new_skb;
3877                         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, new_addr);
3878                 } else {
3879                         tp->tx_buffers[entry].skb = NULL;
3880                 }
3881                 entry = NEXT_TX(entry);
3882                 i++;
3883         }
3884
3885         dev_kfree_skb(skb);
3886
3887         return ret;
3888 }
3889
3890 static void tg3_set_txd(struct tg3 *tp, int entry,
3891                         dma_addr_t mapping, int len, u32 flags,
3892                         u32 mss_and_is_end)
3893 {
3894         struct tg3_tx_buffer_desc *txd = &tp->tx_ring[entry];
3895         int is_end = (mss_and_is_end & 0x1);
3896         u32 mss = (mss_and_is_end >> 1);
3897         u32 vlan_tag = 0;
3898
3899         if (is_end)
3900                 flags |= TXD_FLAG_END;
3901         if (flags & TXD_FLAG_VLAN) {
3902                 vlan_tag = flags >> 16;
3903                 flags &= 0xffff;
3904         }
3905         vlan_tag |= (mss << TXD_MSS_SHIFT);
3906
3907         txd->addr_hi = ((u64) mapping >> 32);
3908         txd->addr_lo = ((u64) mapping & 0xffffffff);
3909         txd->len_flags = (len << TXD_LEN_SHIFT) | flags;
3910         txd->vlan_tag = vlan_tag << TXD_VLAN_TAG_SHIFT;
3911 }
3912
3913 /* hard_start_xmit for devices that don't have any bugs and
3914  * support TG3_FLG2_HW_TSO_2 only.
3915  */
3916 static int tg3_start_xmit(struct sk_buff *skb, struct net_device *dev)
3917 {
3918         struct tg3 *tp = netdev_priv(dev);
3919         dma_addr_t mapping;
3920         u32 len, entry, base_flags, mss;
3921
3922         len = skb_headlen(skb);
3923
3924         /* We are running in BH disabled context with netif_tx_lock
3925          * and TX reclaim runs via tp->napi.poll inside of a software
3926          * interrupt.  Furthermore, IRQ processing runs lockless so we have
3927          * no IRQ context deadlocks to worry about either.  Rejoice!
3928          */
3929         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->nr_frags + 1))) {
3930                 if (!netif_queue_stopped(dev)) {
3931                         netif_stop_queue(dev);
3932
3933                         /* This is a hard error, log it. */
3934                         printk(KERN_ERR PFX "%s: BUG! Tx Ring full when "
3935                                "queue awake!\n", dev->name);
3936                 }
3937                 return NETDEV_TX_BUSY;
3938         }
3939
3940         entry = tp->tx_prod;
3941         base_flags = 0;
3942         mss = 0;
3943         if ((mss = skb_shinfo(skb)->gso_size) != 0) {
3944                 int tcp_opt_len, ip_tcp_len;
3945
3946                 if (skb_header_cloned(skb) &&
3947                     pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
3948                         dev_kfree_skb(skb);
3949                         goto out_unlock;
3950                 }
3951
3952                 if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6)
3953                         mss |= (skb_headlen(skb) - ETH_HLEN) << 9;
3954                 else {
3955                         struct iphdr *iph = ip_hdr(skb);
3956
3957                         tcp_opt_len = tcp_optlen(skb);
3958                         ip_tcp_len = ip_hdrlen(skb) + sizeof(struct tcphdr);
3959
3960                         iph->check = 0;
3961                         iph->tot_len = htons(mss + ip_tcp_len + tcp_opt_len);
3962                         mss |= (ip_tcp_len + tcp_opt_len) << 9;
3963                 }
3964
3965                 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
3966                                TXD_FLAG_CPU_POST_DMA);
3967
3968                 tcp_hdr(skb)->check = 0;
3969
3970         }
3971         else if (skb->ip_summed == CHECKSUM_PARTIAL)
3972                 base_flags |= TXD_FLAG_TCPUDP_CSUM;
3973 #if TG3_VLAN_TAG_USED
3974         if (tp->vlgrp != NULL && vlan_tx_tag_present(skb))
3975                 base_flags |= (TXD_FLAG_VLAN |
3976                                (vlan_tx_tag_get(skb) << 16));
3977 #endif
3978
3979         /* Queue skb data, a.k.a. the main skb fragment. */
3980         mapping = pci_map_single(tp->pdev, skb->data, len, PCI_DMA_TODEVICE);
3981
3982         tp->tx_buffers[entry].skb = skb;
3983         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
3984
3985         tg3_set_txd(tp, entry, mapping, len, base_flags,
3986                     (skb_shinfo(skb)->nr_frags == 0) | (mss << 1));
3987
3988         entry = NEXT_TX(entry);
3989
3990         /* Now loop through additional data fragments, and queue them. */
3991         if (skb_shinfo(skb)->nr_frags > 0) {
3992                 unsigned int i, last;
3993
3994                 last = skb_shinfo(skb)->nr_frags - 1;
3995                 for (i = 0; i <= last; i++) {
3996                         skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
3997
3998                         len = frag->size;
3999                         mapping = pci_map_page(tp->pdev,
4000                                                frag->page,
4001                                                frag->page_offset,
4002                                                len, PCI_DMA_TODEVICE);
4003
4004                         tp->tx_buffers[entry].skb = NULL;
4005                         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
4006
4007                         tg3_set_txd(tp, entry, mapping, len,
4008                                     base_flags, (i == last) | (mss << 1));
4009
4010                         entry = NEXT_TX(entry);
4011                 }
4012         }
4013
4014         /* Packets are ready, update Tx producer idx local and on card. */
4015         tw32_tx_mbox((MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW), entry);
4016
4017         tp->tx_prod = entry;
4018         if (unlikely(tg3_tx_avail(tp) <= (MAX_SKB_FRAGS + 1))) {
4019                 netif_stop_queue(dev);
4020                 if (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp))
4021                         netif_wake_queue(tp->dev);
4022         }
4023
4024 out_unlock:
4025         mmiowb();
4026
4027         dev->trans_start = jiffies;
4028
4029         return NETDEV_TX_OK;
4030 }
4031
4032 static int tg3_start_xmit_dma_bug(struct sk_buff *, struct net_device *);
4033
4034 /* Use GSO to workaround a rare TSO bug that may be triggered when the
4035  * TSO header is greater than 80 bytes.
4036  */
4037 static int tg3_tso_bug(struct tg3 *tp, struct sk_buff *skb)
4038 {
4039         struct sk_buff *segs, *nskb;
4040
4041         /* Estimate the number of fragments in the worst case */
4042         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->gso_segs * 3))) {
4043                 netif_stop_queue(tp->dev);
4044                 if (tg3_tx_avail(tp) <= (skb_shinfo(skb)->gso_segs * 3))
4045                         return NETDEV_TX_BUSY;
4046
4047                 netif_wake_queue(tp->dev);
4048         }
4049
4050         segs = skb_gso_segment(skb, tp->dev->features & ~NETIF_F_TSO);
4051         if (unlikely(IS_ERR(segs)))
4052                 goto tg3_tso_bug_end;
4053
4054         do {
4055                 nskb = segs;
4056                 segs = segs->next;
4057                 nskb->next = NULL;
4058                 tg3_start_xmit_dma_bug(nskb, tp->dev);
4059         } while (segs);
4060
4061 tg3_tso_bug_end:
4062         dev_kfree_skb(skb);
4063
4064         return NETDEV_TX_OK;
4065 }
4066
4067 /* hard_start_xmit for devices that have the 4G bug and/or 40-bit bug and
4068  * support TG3_FLG2_HW_TSO_1 or firmware TSO only.
4069  */
4070 static int tg3_start_xmit_dma_bug(struct sk_buff *skb, struct net_device *dev)
4071 {
4072         struct tg3 *tp = netdev_priv(dev);
4073         dma_addr_t mapping;
4074         u32 len, entry, base_flags, mss;
4075         int would_hit_hwbug;
4076
4077         len = skb_headlen(skb);
4078
4079         /* We are running in BH disabled context with netif_tx_lock
4080          * and TX reclaim runs via tp->napi.poll inside of a software
4081          * interrupt.  Furthermore, IRQ processing runs lockless so we have
4082          * no IRQ context deadlocks to worry about either.  Rejoice!
4083          */
4084         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->nr_frags + 1))) {
4085                 if (!netif_queue_stopped(dev)) {
4086                         netif_stop_queue(dev);
4087
4088                         /* This is a hard error, log it. */
4089                         printk(KERN_ERR PFX "%s: BUG! Tx Ring full when "
4090                                "queue awake!\n", dev->name);
4091                 }
4092                 return NETDEV_TX_BUSY;
4093         }
4094
4095         entry = tp->tx_prod;
4096         base_flags = 0;
4097         if (skb->ip_summed == CHECKSUM_PARTIAL)
4098                 base_flags |= TXD_FLAG_TCPUDP_CSUM;
4099         mss = 0;
4100         if ((mss = skb_shinfo(skb)->gso_size) != 0) {
4101                 struct iphdr *iph;
4102                 int tcp_opt_len, ip_tcp_len, hdr_len;
4103
4104                 if (skb_header_cloned(skb) &&
4105                     pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
4106                         dev_kfree_skb(skb);
4107                         goto out_unlock;
4108                 }
4109
4110                 tcp_opt_len = tcp_optlen(skb);
4111                 ip_tcp_len = ip_hdrlen(skb) + sizeof(struct tcphdr);
4112
4113                 hdr_len = ip_tcp_len + tcp_opt_len;
4114                 if (unlikely((ETH_HLEN + hdr_len) > 80) &&
4115                              (tp->tg3_flags2 & TG3_FLG2_TSO_BUG))
4116                         return (tg3_tso_bug(tp, skb));
4117
4118                 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
4119                                TXD_FLAG_CPU_POST_DMA);
4120
4121                 iph = ip_hdr(skb);
4122                 iph->check = 0;
4123                 iph->tot_len = htons(mss + hdr_len);
4124                 if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
4125                         tcp_hdr(skb)->check = 0;
4126                         base_flags &= ~TXD_FLAG_TCPUDP_CSUM;
4127                 } else
4128                         tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
4129                                                                  iph->daddr, 0,
4130                                                                  IPPROTO_TCP,
4131                                                                  0);
4132
4133                 if ((tp->tg3_flags2 & TG3_FLG2_HW_TSO) ||
4134                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705)) {
4135                         if (tcp_opt_len || iph->ihl > 5) {
4136                                 int tsflags;
4137
4138                                 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
4139                                 mss |= (tsflags << 11);
4140                         }
4141                 } else {
4142                         if (tcp_opt_len || iph->ihl > 5) {
4143                                 int tsflags;
4144
4145                                 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
4146                                 base_flags |= tsflags << 12;
4147                         }
4148                 }
4149         }
4150 #if TG3_VLAN_TAG_USED
4151         if (tp->vlgrp != NULL && vlan_tx_tag_present(skb))
4152                 base_flags |= (TXD_FLAG_VLAN |
4153                                (vlan_tx_tag_get(skb) << 16));
4154 #endif
4155
4156         /* Queue skb data, a.k.a. the main skb fragment. */
4157         mapping = pci_map_single(tp->pdev, skb->data, len, PCI_DMA_TODEVICE);
4158
4159         tp->tx_buffers[entry].skb = skb;
4160         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
4161
4162         would_hit_hwbug = 0;
4163
4164         if (tg3_4g_overflow_test(mapping, len))
4165                 would_hit_hwbug = 1;
4166
4167         tg3_set_txd(tp, entry, mapping, len, base_flags,
4168                     (skb_shinfo(skb)->nr_frags == 0) | (mss << 1));
4169
4170         entry = NEXT_TX(entry);
4171
4172         /* Now loop through additional data fragments, and queue them. */
4173         if (skb_shinfo(skb)->nr_frags > 0) {
4174                 unsigned int i, last;
4175
4176                 last = skb_shinfo(skb)->nr_frags - 1;
4177                 for (i = 0; i <= last; i++) {
4178                         skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
4179
4180                         len = frag->size;
4181                         mapping = pci_map_page(tp->pdev,
4182                                                frag->page,
4183                                                frag->page_offset,
4184                                                len, PCI_DMA_TODEVICE);
4185
4186                         tp->tx_buffers[entry].skb = NULL;
4187                         pci_unmap_addr_set(&tp->tx_buffers[entry], mapping, mapping);
4188
4189                         if (tg3_4g_overflow_test(mapping, len))
4190                                 would_hit_hwbug = 1;
4191
4192                         if (tg3_40bit_overflow_test(tp, mapping, len))
4193                                 would_hit_hwbug = 1;
4194
4195                         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
4196                                 tg3_set_txd(tp, entry, mapping, len,
4197                                             base_flags, (i == last)|(mss << 1));
4198                         else
4199                                 tg3_set_txd(tp, entry, mapping, len,
4200                                             base_flags, (i == last));
4201
4202                         entry = NEXT_TX(entry);
4203                 }
4204         }
4205
4206         if (would_hit_hwbug) {
4207                 u32 last_plus_one = entry;
4208                 u32 start;
4209
4210                 start = entry - 1 - skb_shinfo(skb)->nr_frags;
4211                 start &= (TG3_TX_RING_SIZE - 1);
4212
4213                 /* If the workaround fails due to memory/mapping
4214                  * failure, silently drop this packet.
4215                  */
4216                 if (tigon3_dma_hwbug_workaround(tp, skb, last_plus_one,
4217                                                 &start, base_flags, mss))
4218                         goto out_unlock;
4219
4220                 entry = start;
4221         }
4222
4223         /* Packets are ready, update Tx producer idx local and on card. */
4224         tw32_tx_mbox((MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW), entry);
4225
4226         tp->tx_prod = entry;
4227         if (unlikely(tg3_tx_avail(tp) <= (MAX_SKB_FRAGS + 1))) {
4228                 netif_stop_queue(dev);
4229                 if (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp))
4230                         netif_wake_queue(tp->dev);
4231         }
4232
4233 out_unlock:
4234         mmiowb();
4235
4236         dev->trans_start = jiffies;
4237
4238         return NETDEV_TX_OK;
4239 }
4240
4241 static inline void tg3_set_mtu(struct net_device *dev, struct tg3 *tp,
4242                                int new_mtu)
4243 {
4244         dev->mtu = new_mtu;
4245
4246         if (new_mtu > ETH_DATA_LEN) {
4247                 if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS) {
4248                         tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
4249                         ethtool_op_set_tso(dev, 0);
4250                 }
4251                 else
4252                         tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
4253         } else {
4254                 if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
4255                         tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
4256                 tp->tg3_flags &= ~TG3_FLAG_JUMBO_RING_ENABLE;
4257         }
4258 }
4259
4260 static int tg3_change_mtu(struct net_device *dev, int new_mtu)
4261 {
4262         struct tg3 *tp = netdev_priv(dev);
4263         int err;
4264
4265         if (new_mtu < TG3_MIN_MTU || new_mtu > TG3_MAX_MTU(tp))
4266                 return -EINVAL;
4267
4268         if (!netif_running(dev)) {
4269                 /* We'll just catch it later when the
4270                  * device is up'd.
4271                  */
4272                 tg3_set_mtu(dev, tp, new_mtu);
4273                 return 0;
4274         }
4275
4276         tg3_netif_stop(tp);
4277
4278         tg3_full_lock(tp, 1);
4279
4280         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
4281
4282         tg3_set_mtu(dev, tp, new_mtu);
4283
4284         err = tg3_restart_hw(tp, 0);
4285
4286         if (!err)
4287                 tg3_netif_start(tp);
4288
4289         tg3_full_unlock(tp);
4290
4291         return err;
4292 }
4293
4294 /* Free up pending packets in all rx/tx rings.
4295  *
4296  * The chip has been shut down and the driver detached from
4297  * the networking, so no interrupts or new tx packets will
4298  * end up in the driver.  tp->{tx,}lock is not held and we are not
4299  * in an interrupt context and thus may sleep.
4300  */
4301 static void tg3_free_rings(struct tg3 *tp)
4302 {
4303         struct ring_info *rxp;
4304         int i;
4305
4306         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
4307                 rxp = &tp->rx_std_buffers[i];
4308
4309                 if (rxp->skb == NULL)
4310                         continue;
4311                 pci_unmap_single(tp->pdev,
4312                                  pci_unmap_addr(rxp, mapping),
4313                                  tp->rx_pkt_buf_sz - tp->rx_offset,
4314                                  PCI_DMA_FROMDEVICE);
4315                 dev_kfree_skb_any(rxp->skb);
4316                 rxp->skb = NULL;
4317         }
4318
4319         for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
4320                 rxp = &tp->rx_jumbo_buffers[i];
4321
4322                 if (rxp->skb == NULL)
4323                         continue;
4324                 pci_unmap_single(tp->pdev,
4325                                  pci_unmap_addr(rxp, mapping),
4326                                  RX_JUMBO_PKT_BUF_SZ - tp->rx_offset,
4327                                  PCI_DMA_FROMDEVICE);
4328                 dev_kfree_skb_any(rxp->skb);
4329                 rxp->skb = NULL;
4330         }
4331
4332         for (i = 0; i < TG3_TX_RING_SIZE; ) {
4333                 struct tx_ring_info *txp;
4334                 struct sk_buff *skb;
4335                 int j;
4336
4337                 txp = &tp->tx_buffers[i];
4338                 skb = txp->skb;
4339
4340                 if (skb == NULL) {
4341                         i++;
4342                         continue;
4343                 }
4344
4345                 pci_unmap_single(tp->pdev,
4346                                  pci_unmap_addr(txp, mapping),
4347                                  skb_headlen(skb),
4348                                  PCI_DMA_TODEVICE);
4349                 txp->skb = NULL;
4350
4351                 i++;
4352
4353                 for (j = 0; j < skb_shinfo(skb)->nr_frags; j++) {
4354                         txp = &tp->tx_buffers[i & (TG3_TX_RING_SIZE - 1)];
4355                         pci_unmap_page(tp->pdev,
4356                                        pci_unmap_addr(txp, mapping),
4357                                        skb_shinfo(skb)->frags[j].size,
4358                                        PCI_DMA_TODEVICE);
4359                         i++;
4360                 }
4361
4362                 dev_kfree_skb_any(skb);
4363         }
4364 }
4365
4366 /* Initialize tx/rx rings for packet processing.
4367  *
4368  * The chip has been shut down and the driver detached from
4369  * the networking, so no interrupts or new tx packets will
4370  * end up in the driver.  tp->{tx,}lock are held and thus
4371  * we may not sleep.
4372  */
4373 static int tg3_init_rings(struct tg3 *tp)
4374 {
4375         u32 i;
4376
4377         /* Free up all the SKBs. */
4378         tg3_free_rings(tp);
4379
4380         /* Zero out all descriptors. */
4381         memset(tp->rx_std, 0, TG3_RX_RING_BYTES);
4382         memset(tp->rx_jumbo, 0, TG3_RX_JUMBO_RING_BYTES);
4383         memset(tp->rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
4384         memset(tp->tx_ring, 0, TG3_TX_RING_BYTES);
4385
4386         tp->rx_pkt_buf_sz = RX_PKT_BUF_SZ;
4387         if ((tp->tg3_flags2 & TG3_FLG2_5780_CLASS) &&
4388             (tp->dev->mtu > ETH_DATA_LEN))
4389                 tp->rx_pkt_buf_sz = RX_JUMBO_PKT_BUF_SZ;
4390
4391         /* Initialize invariants of the rings, we only set this
4392          * stuff once.  This works because the card does not
4393          * write into the rx buffer posting rings.
4394          */
4395         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
4396                 struct tg3_rx_buffer_desc *rxd;
4397
4398                 rxd = &tp->rx_std[i];
4399                 rxd->idx_len = (tp->rx_pkt_buf_sz - tp->rx_offset - 64)
4400                         << RXD_LEN_SHIFT;
4401                 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT);
4402                 rxd->opaque = (RXD_OPAQUE_RING_STD |
4403                                (i << RXD_OPAQUE_INDEX_SHIFT));
4404         }
4405
4406         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
4407                 for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
4408                         struct tg3_rx_buffer_desc *rxd;
4409
4410                         rxd = &tp->rx_jumbo[i];
4411                         rxd->idx_len = (RX_JUMBO_PKT_BUF_SZ - tp->rx_offset - 64)
4412                                 << RXD_LEN_SHIFT;
4413                         rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT) |
4414                                 RXD_FLAG_JUMBO;
4415                         rxd->opaque = (RXD_OPAQUE_RING_JUMBO |
4416                                (i << RXD_OPAQUE_INDEX_SHIFT));
4417                 }
4418         }
4419
4420         /* Now allocate fresh SKBs for each rx ring. */
4421         for (i = 0; i < tp->rx_pending; i++) {
4422                 if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_STD, -1, i) < 0) {
4423                         printk(KERN_WARNING PFX
4424                                "%s: Using a smaller RX standard ring, "
4425                                "only %d out of %d buffers were allocated "
4426                                "successfully.\n",
4427                                tp->dev->name, i, tp->rx_pending);
4428                         if (i == 0)
4429                                 return -ENOMEM;
4430                         tp->rx_pending = i;
4431                         break;
4432                 }
4433         }
4434
4435         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
4436                 for (i = 0; i < tp->rx_jumbo_pending; i++) {
4437                         if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_JUMBO,
4438                                              -1, i) < 0) {
4439                                 printk(KERN_WARNING PFX
4440                                        "%s: Using a smaller RX jumbo ring, "
4441                                        "only %d out of %d buffers were "
4442                                        "allocated successfully.\n",
4443                                        tp->dev->name, i, tp->rx_jumbo_pending);
4444                                 if (i == 0) {
4445                                         tg3_free_rings(tp);
4446                                         return -ENOMEM;
4447                                 }
4448                                 tp->rx_jumbo_pending = i;
4449                                 break;
4450                         }
4451                 }
4452         }
4453         return 0;
4454 }
4455
4456 /*
4457  * Must not be invoked with interrupt sources disabled and
4458  * the hardware shutdown down.
4459  */
4460 static void tg3_free_consistent(struct tg3 *tp)
4461 {
4462         kfree(tp->rx_std_buffers);
4463         tp->rx_std_buffers = NULL;
4464         if (tp->rx_std) {
4465                 pci_free_consistent(tp->pdev, TG3_RX_RING_BYTES,
4466                                     tp->rx_std, tp->rx_std_mapping);
4467                 tp->rx_std = NULL;
4468         }
4469         if (tp->rx_jumbo) {
4470                 pci_free_consistent(tp->pdev, TG3_RX_JUMBO_RING_BYTES,
4471                                     tp->rx_jumbo, tp->rx_jumbo_mapping);
4472                 tp->rx_jumbo = NULL;
4473         }
4474         if (tp->rx_rcb) {
4475                 pci_free_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
4476                                     tp->rx_rcb, tp->rx_rcb_mapping);
4477                 tp->rx_rcb = NULL;
4478         }
4479         if (tp->tx_ring) {
4480                 pci_free_consistent(tp->pdev, TG3_TX_RING_BYTES,
4481                         tp->tx_ring, tp->tx_desc_mapping);
4482                 tp->tx_ring = NULL;
4483         }
4484         if (tp->hw_status) {
4485                 pci_free_consistent(tp->pdev, TG3_HW_STATUS_SIZE,
4486                                     tp->hw_status, tp->status_mapping);
4487                 tp->hw_status = NULL;
4488         }
4489         if (tp->hw_stats) {
4490                 pci_free_consistent(tp->pdev, sizeof(struct tg3_hw_stats),
4491                                     tp->hw_stats, tp->stats_mapping);
4492                 tp->hw_stats = NULL;
4493         }
4494 }
4495
4496 /*
4497  * Must not be invoked with interrupt sources disabled and
4498  * the hardware shutdown down.  Can sleep.
4499  */
4500 static int tg3_alloc_consistent(struct tg3 *tp)
4501 {
4502         tp->rx_std_buffers = kzalloc((sizeof(struct ring_info) *
4503                                       (TG3_RX_RING_SIZE +
4504                                        TG3_RX_JUMBO_RING_SIZE)) +
4505                                      (sizeof(struct tx_ring_info) *
4506                                       TG3_TX_RING_SIZE),
4507                                      GFP_KERNEL);
4508         if (!tp->rx_std_buffers)
4509                 return -ENOMEM;
4510
4511         tp->rx_jumbo_buffers = &tp->rx_std_buffers[TG3_RX_RING_SIZE];
4512         tp->tx_buffers = (struct tx_ring_info *)
4513                 &tp->rx_jumbo_buffers[TG3_RX_JUMBO_RING_SIZE];
4514
4515         tp->rx_std = pci_alloc_consistent(tp->pdev, TG3_RX_RING_BYTES,
4516                                           &tp->rx_std_mapping);
4517         if (!tp->rx_std)
4518                 goto err_out;
4519
4520         tp->rx_jumbo = pci_alloc_consistent(tp->pdev, TG3_RX_JUMBO_RING_BYTES,
4521                                             &tp->rx_jumbo_mapping);
4522
4523         if (!tp->rx_jumbo)
4524                 goto err_out;
4525
4526         tp->rx_rcb = pci_alloc_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
4527                                           &tp->rx_rcb_mapping);
4528         if (!tp->rx_rcb)
4529                 goto err_out;
4530
4531         tp->tx_ring = pci_alloc_consistent(tp->pdev, TG3_TX_RING_BYTES,
4532                                            &tp->tx_desc_mapping);
4533         if (!tp->tx_ring)
4534                 goto err_out;
4535
4536         tp->hw_status = pci_alloc_consistent(tp->pdev,
4537                                              TG3_HW_STATUS_SIZE,
4538                                              &tp->status_mapping);
4539         if (!tp->hw_status)
4540                 goto err_out;
4541
4542         tp->hw_stats = pci_alloc_consistent(tp->pdev,
4543                                             sizeof(struct tg3_hw_stats),
4544                                             &tp->stats_mapping);
4545         if (!tp->hw_stats)
4546                 goto err_out;
4547
4548         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
4549         memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
4550
4551         return 0;
4552
4553 err_out:
4554         tg3_free_consistent(tp);
4555         return -ENOMEM;
4556 }
4557
4558 #define MAX_WAIT_CNT 1000
4559
4560 /* To stop a block, clear the enable bit and poll till it
4561  * clears.  tp->lock is held.
4562  */
4563 static int tg3_stop_block(struct tg3 *tp, unsigned long ofs, u32 enable_bit, int silent)
4564 {
4565         unsigned int i;
4566         u32 val;
4567
4568         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
4569                 switch (ofs) {
4570                 case RCVLSC_MODE:
4571                 case DMAC_MODE:
4572                 case MBFREE_MODE:
4573                 case BUFMGR_MODE:
4574                 case MEMARB_MODE:
4575                         /* We can't enable/disable these bits of the
4576                          * 5705/5750, just say success.
4577                          */
4578                         return 0;
4579
4580                 default:
4581                         break;
4582                 };
4583         }
4584
4585         val = tr32(ofs);
4586         val &= ~enable_bit;
4587         tw32_f(ofs, val);
4588
4589         for (i = 0; i < MAX_WAIT_CNT; i++) {
4590                 udelay(100);
4591                 val = tr32(ofs);
4592                 if ((val & enable_bit) == 0)
4593                         break;
4594         }
4595
4596         if (i == MAX_WAIT_CNT && !silent) {
4597                 printk(KERN_ERR PFX "tg3_stop_block timed out, "
4598                        "ofs=%lx enable_bit=%x\n",
4599                        ofs, enable_bit);
4600                 return -ENODEV;
4601         }
4602
4603         return 0;
4604 }
4605
4606 /* tp->lock is held. */
4607 static int tg3_abort_hw(struct tg3 *tp, int silent)
4608 {
4609         int i, err;
4610
4611         tg3_disable_ints(tp);
4612
4613         tp->rx_mode &= ~RX_MODE_ENABLE;
4614         tw32_f(MAC_RX_MODE, tp->rx_mode);
4615         udelay(10);
4616
4617         err  = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
4618         err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
4619         err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
4620         err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
4621         err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
4622         err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
4623
4624         err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
4625         err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
4626         err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
4627         err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
4628         err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
4629         err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
4630         err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
4631
4632         tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
4633         tw32_f(MAC_MODE, tp->mac_mode);
4634         udelay(40);
4635
4636         tp->tx_mode &= ~TX_MODE_ENABLE;
4637         tw32_f(MAC_TX_MODE, tp->tx_mode);
4638
4639         for (i = 0; i < MAX_WAIT_CNT; i++) {
4640                 udelay(100);
4641                 if (!(tr32(MAC_TX_MODE) & TX_MODE_ENABLE))
4642                         break;
4643         }
4644         if (i >= MAX_WAIT_CNT) {
4645                 printk(KERN_ERR PFX "tg3_abort_hw timed out for %s, "
4646                        "TX_MODE_ENABLE will not clear MAC_TX_MODE=%08x\n",
4647                        tp->dev->name, tr32(MAC_TX_MODE));
4648                 err |= -ENODEV;
4649         }
4650
4651         err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
4652         err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
4653         err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
4654
4655         tw32(FTQ_RESET, 0xffffffff);
4656         tw32(FTQ_RESET, 0x00000000);
4657
4658         err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
4659         err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
4660
4661         if (tp->hw_status)
4662                 memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
4663         if (tp->hw_stats)
4664                 memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
4665
4666         return err;
4667 }
4668
4669 /* tp->lock is held. */
4670 static int tg3_nvram_lock(struct tg3 *tp)
4671 {
4672         if (tp->tg3_flags & TG3_FLAG_NVRAM) {
4673                 int i;
4674
4675                 if (tp->nvram_lock_cnt == 0) {
4676                         tw32(NVRAM_SWARB, SWARB_REQ_SET1);
4677                         for (i = 0; i < 8000; i++) {
4678                                 if (tr32(NVRAM_SWARB) & SWARB_GNT1)
4679                                         break;
4680                                 udelay(20);
4681                         }
4682                         if (i == 8000) {
4683                                 tw32(NVRAM_SWARB, SWARB_REQ_CLR1);
4684                                 return -ENODEV;
4685                         }
4686                 }
4687                 tp->nvram_lock_cnt++;
4688         }
4689         return 0;
4690 }
4691
4692 /* tp->lock is held. */
4693 static void tg3_nvram_unlock(struct tg3 *tp)
4694 {
4695         if (tp->tg3_flags & TG3_FLAG_NVRAM) {
4696                 if (tp->nvram_lock_cnt > 0)
4697                         tp->nvram_lock_cnt--;
4698                 if (tp->nvram_lock_cnt == 0)
4699                         tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
4700         }
4701 }
4702
4703 /* tp->lock is held. */
4704 static void tg3_enable_nvram_access(struct tg3 *tp)
4705 {
4706         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
4707             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
4708                 u32 nvaccess = tr32(NVRAM_ACCESS);
4709
4710                 tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
4711         }
4712 }
4713
4714 /* tp->lock is held. */
4715 static void tg3_disable_nvram_access(struct tg3 *tp)
4716 {
4717         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
4718             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
4719                 u32 nvaccess = tr32(NVRAM_ACCESS);
4720
4721                 tw32(NVRAM_ACCESS, nvaccess & ~ACCESS_ENABLE);
4722         }
4723 }
4724
4725 /* tp->lock is held. */
4726 static void tg3_write_sig_pre_reset(struct tg3 *tp, int kind)
4727 {
4728         tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
4729                       NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
4730
4731         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
4732                 switch (kind) {
4733                 case RESET_KIND_INIT:
4734                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4735                                       DRV_STATE_START);
4736                         break;
4737
4738                 case RESET_KIND_SHUTDOWN:
4739                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4740                                       DRV_STATE_UNLOAD);
4741                         break;
4742
4743                 case RESET_KIND_SUSPEND:
4744                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4745                                       DRV_STATE_SUSPEND);
4746                         break;
4747
4748                 default:
4749                         break;
4750                 };
4751         }
4752 }
4753
4754 /* tp->lock is held. */
4755 static void tg3_write_sig_post_reset(struct tg3 *tp, int kind)
4756 {
4757         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
4758                 switch (kind) {
4759                 case RESET_KIND_INIT:
4760                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4761                                       DRV_STATE_START_DONE);
4762                         break;
4763
4764                 case RESET_KIND_SHUTDOWN:
4765                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4766                                       DRV_STATE_UNLOAD_DONE);
4767                         break;
4768
4769                 default:
4770                         break;
4771                 };
4772         }
4773 }
4774
4775 /* tp->lock is held. */
4776 static void tg3_write_sig_legacy(struct tg3 *tp, int kind)
4777 {
4778         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
4779                 switch (kind) {
4780                 case RESET_KIND_INIT:
4781                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4782                                       DRV_STATE_START);
4783                         break;
4784
4785                 case RESET_KIND_SHUTDOWN:
4786                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4787                                       DRV_STATE_UNLOAD);
4788                         break;
4789
4790                 case RESET_KIND_SUSPEND:
4791                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
4792                                       DRV_STATE_SUSPEND);
4793                         break;
4794
4795                 default:
4796                         break;
4797                 };
4798         }
4799 }
4800
4801 static int tg3_poll_fw(struct tg3 *tp)
4802 {
4803         int i;
4804         u32 val;
4805
4806         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
4807                 /* Wait up to 20ms for init done. */
4808                 for (i = 0; i < 200; i++) {
4809                         if (tr32(VCPU_STATUS) & VCPU_STATUS_INIT_DONE)
4810                                 return 0;
4811                         udelay(100);
4812                 }
4813                 return -ENODEV;
4814         }
4815
4816         /* Wait for firmware initialization to complete. */
4817         for (i = 0; i < 100000; i++) {
4818                 tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &val);
4819                 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
4820                         break;
4821                 udelay(10);
4822         }
4823
4824         /* Chip might not be fitted with firmware.  Some Sun onboard
4825          * parts are configured like that.  So don't signal the timeout
4826          * of the above loop as an error, but do report the lack of
4827          * running firmware once.
4828          */
4829         if (i >= 100000 &&
4830             !(tp->tg3_flags2 & TG3_FLG2_NO_FWARE_REPORTED)) {
4831                 tp->tg3_flags2 |= TG3_FLG2_NO_FWARE_REPORTED;
4832
4833                 printk(KERN_INFO PFX "%s: No firmware running.\n",
4834                        tp->dev->name);
4835         }
4836
4837         return 0;
4838 }
4839
4840 /* Save PCI command register before chip reset */
4841 static void tg3_save_pci_state(struct tg3 *tp)
4842 {
4843         u32 val;
4844
4845         pci_read_config_dword(tp->pdev, TG3PCI_COMMAND, &val);
4846         tp->pci_cmd = val;
4847 }
4848
4849 /* Restore PCI state after chip reset */
4850 static void tg3_restore_pci_state(struct tg3 *tp)
4851 {
4852         u32 val;
4853
4854         /* Re-enable indirect register accesses. */
4855         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
4856                                tp->misc_host_ctrl);
4857
4858         /* Set MAX PCI retry to zero. */
4859         val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
4860         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
4861             (tp->tg3_flags & TG3_FLAG_PCIX_MODE))
4862                 val |= PCISTATE_RETRY_SAME_DMA;
4863         pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, val);
4864
4865         pci_write_config_dword(tp->pdev, TG3PCI_COMMAND, tp->pci_cmd);
4866
4867         /* Make sure PCI-X relaxed ordering bit is clear. */
4868         pci_read_config_dword(tp->pdev, TG3PCI_X_CAPS, &val);
4869         val &= ~PCIX_CAPS_RELAXED_ORDERING;
4870         pci_write_config_dword(tp->pdev, TG3PCI_X_CAPS, val);
4871
4872         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS) {
4873
4874                 /* Chip reset on 5780 will reset MSI enable bit,
4875                  * so need to restore it.
4876                  */
4877                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
4878                         u16 ctrl;
4879
4880                         pci_read_config_word(tp->pdev,
4881                                              tp->msi_cap + PCI_MSI_FLAGS,
4882                                              &ctrl);
4883                         pci_write_config_word(tp->pdev,
4884                                               tp->msi_cap + PCI_MSI_FLAGS,
4885                                               ctrl | PCI_MSI_FLAGS_ENABLE);
4886                         val = tr32(MSGINT_MODE);
4887                         tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
4888                 }
4889         }
4890 }
4891
4892 static void tg3_stop_fw(struct tg3 *);
4893
4894 /* tp->lock is held. */
4895 static int tg3_chip_reset(struct tg3 *tp)
4896 {
4897         u32 val;
4898         void (*write_op)(struct tg3 *, u32, u32);
4899         int err;
4900
4901         tg3_nvram_lock(tp);
4902
4903         /* No matching tg3_nvram_unlock() after this because
4904          * chip reset below will undo the nvram lock.
4905          */
4906         tp->nvram_lock_cnt = 0;
4907
4908         /* GRC_MISC_CFG core clock reset will clear the memory
4909          * enable bit in PCI register 4 and the MSI enable bit
4910          * on some chips, so we save relevant registers here.
4911          */
4912         tg3_save_pci_state(tp);
4913
4914         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
4915             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
4916             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787)
4917                 tw32(GRC_FASTBOOT_PC, 0);
4918
4919         /*
4920          * We must avoid the readl() that normally takes place.
4921          * It locks machines, causes machine checks, and other
4922          * fun things.  So, temporarily disable the 5701
4923          * hardware workaround, while we do the reset.
4924          */
4925         write_op = tp->write32;
4926         if (write_op == tg3_write_flush_reg32)
4927                 tp->write32 = tg3_write32;
4928
4929         /* Prevent the irq handler from reading or writing PCI registers
4930          * during chip reset when the memory enable bit in the PCI command
4931          * register may be cleared.  The chip does not generate interrupt
4932          * at this time, but the irq handler may still be called due to irq
4933          * sharing or irqpoll.
4934          */
4935         tp->tg3_flags |= TG3_FLAG_CHIP_RESETTING;
4936         if (tp->hw_status) {
4937                 tp->hw_status->status = 0;
4938                 tp->hw_status->status_tag = 0;
4939         }
4940         tp->last_tag = 0;
4941         smp_mb();
4942         synchronize_irq(tp->pdev->irq);
4943
4944         /* do the reset */
4945         val = GRC_MISC_CFG_CORECLK_RESET;
4946
4947         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
4948                 if (tr32(0x7e2c) == 0x60) {
4949                         tw32(0x7e2c, 0x20);
4950                 }
4951                 if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
4952                         tw32(GRC_MISC_CFG, (1 << 29));
4953                         val |= (1 << 29);
4954                 }
4955         }
4956
4957         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
4958                 tw32(VCPU_STATUS, tr32(VCPU_STATUS) | VCPU_STATUS_DRV_RESET);
4959                 tw32(GRC_VCPU_EXT_CTRL,
4960                      tr32(GRC_VCPU_EXT_CTRL) & ~GRC_VCPU_EXT_CTRL_HALT_CPU);
4961         }
4962
4963         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
4964                 val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
4965         tw32(GRC_MISC_CFG, val);
4966
4967         /* restore 5701 hardware bug workaround write method */
4968         tp->write32 = write_op;
4969
4970         /* Unfortunately, we have to delay before the PCI read back.
4971          * Some 575X chips even will not respond to a PCI cfg access
4972          * when the reset command is given to the chip.
4973          *
4974          * How do these hardware designers expect things to work
4975          * properly if the PCI write is posted for a long period
4976          * of time?  It is always necessary to have some method by
4977          * which a register read back can occur to push the write
4978          * out which does the reset.
4979          *
4980          * For most tg3 variants the trick below was working.
4981          * Ho hum...
4982          */
4983         udelay(120);
4984
4985         /* Flush PCI posted writes.  The normal MMIO registers
4986          * are inaccessible at this time so this is the only
4987          * way to make this reliably (actually, this is no longer
4988          * the case, see above).  I tried to use indirect
4989          * register read/write but this upset some 5701 variants.
4990          */
4991         pci_read_config_dword(tp->pdev, PCI_COMMAND, &val);
4992
4993         udelay(120);
4994
4995         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
4996                 if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A0) {
4997                         int i;
4998                         u32 cfg_val;
4999
5000                         /* Wait for link training to complete.  */
5001                         for (i = 0; i < 5000; i++)
5002                                 udelay(100);
5003
5004                         pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
5005                         pci_write_config_dword(tp->pdev, 0xc4,
5006                                                cfg_val | (1 << 15));
5007                 }
5008                 /* Set PCIE max payload size and clear error status.  */
5009                 pci_write_config_dword(tp->pdev, 0xd8, 0xf5000);
5010         }
5011
5012         tg3_restore_pci_state(tp);
5013
5014         tp->tg3_flags &= ~TG3_FLAG_CHIP_RESETTING;
5015
5016         val = 0;
5017         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
5018                 val = tr32(MEMARB_MODE);
5019         tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
5020
5021         if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A3) {
5022                 tg3_stop_fw(tp);
5023                 tw32(0x5000, 0x400);
5024         }
5025
5026         tw32(GRC_MODE, tp->grc_mode);
5027
5028         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0) {
5029                 val = tr32(0xc4);
5030
5031                 tw32(0xc4, val | (1 << 15));
5032         }
5033
5034         if ((tp->nic_sram_data_cfg & NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &&
5035             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
5036                 tp->pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
5037                 if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0)
5038                         tp->pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
5039                 tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
5040         }
5041
5042         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
5043                 tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
5044                 tw32_f(MAC_MODE, tp->mac_mode);
5045         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
5046                 tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
5047                 tw32_f(MAC_MODE, tp->mac_mode);
5048         } else
5049                 tw32_f(MAC_MODE, 0);
5050         udelay(40);
5051
5052         err = tg3_poll_fw(tp);
5053         if (err)
5054                 return err;
5055
5056         if ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
5057             tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
5058                 val = tr32(0x7c00);
5059
5060                 tw32(0x7c00, val | (1 << 25));
5061         }
5062
5063         /* Reprobe ASF enable state.  */
5064         tp->tg3_flags &= ~TG3_FLAG_ENABLE_ASF;
5065         tp->tg3_flags2 &= ~TG3_FLG2_ASF_NEW_HANDSHAKE;
5066         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
5067         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
5068                 u32 nic_cfg;
5069
5070                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
5071                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
5072                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
5073                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
5074                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
5075                 }
5076         }
5077
5078         return 0;
5079 }
5080
5081 /* tp->lock is held. */
5082 static void tg3_stop_fw(struct tg3 *tp)
5083 {
5084         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
5085                 u32 val;
5086                 int i;
5087
5088                 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
5089                 val = tr32(GRC_RX_CPU_EVENT);
5090                 val |= (1 << 14);
5091                 tw32(GRC_RX_CPU_EVENT, val);
5092
5093                 /* Wait for RX cpu to ACK the event.  */
5094                 for (i = 0; i < 100; i++) {
5095                         if (!(tr32(GRC_RX_CPU_EVENT) & (1 << 14)))
5096                                 break;
5097                         udelay(1);
5098                 }
5099         }
5100 }
5101
5102 /* tp->lock is held. */
5103 static int tg3_halt(struct tg3 *tp, int kind, int silent)
5104 {
5105         int err;
5106
5107         tg3_stop_fw(tp);
5108
5109         tg3_write_sig_pre_reset(tp, kind);
5110
5111         tg3_abort_hw(tp, silent);
5112         err = tg3_chip_reset(tp);
5113
5114         tg3_write_sig_legacy(tp, kind);
5115         tg3_write_sig_post_reset(tp, kind);
5116
5117         if (err)
5118                 return err;
5119
5120         return 0;
5121 }
5122
5123 #define TG3_FW_RELEASE_MAJOR    0x0
5124 #define TG3_FW_RELASE_MINOR     0x0
5125 #define TG3_FW_RELEASE_FIX      0x0
5126 #define TG3_FW_START_ADDR       0x08000000
5127 #define TG3_FW_TEXT_ADDR        0x08000000
5128 #define TG3_FW_TEXT_LEN         0x9c0
5129 #define TG3_FW_RODATA_ADDR      0x080009c0
5130 #define TG3_FW_RODATA_LEN       0x60
5131 #define TG3_FW_DATA_ADDR        0x08000a40
5132 #define TG3_FW_DATA_LEN         0x20
5133 #define TG3_FW_SBSS_ADDR        0x08000a60
5134 #define TG3_FW_SBSS_LEN         0xc
5135 #define TG3_FW_BSS_ADDR         0x08000a70
5136 #define TG3_FW_BSS_LEN          0x10
5137
5138 static const u32 tg3FwText[(TG3_FW_TEXT_LEN / sizeof(u32)) + 1] = {
5139         0x00000000, 0x10000003, 0x00000000, 0x0000000d, 0x0000000d, 0x3c1d0800,
5140         0x37bd3ffc, 0x03a0f021, 0x3c100800, 0x26100000, 0x0e000018, 0x00000000,
5141         0x0000000d, 0x3c1d0800, 0x37bd3ffc, 0x03a0f021, 0x3c100800, 0x26100034,
5142         0x0e00021c, 0x00000000, 0x0000000d, 0x00000000, 0x00000000, 0x00000000,
5143         0x27bdffe0, 0x3c1cc000, 0xafbf0018, 0xaf80680c, 0x0e00004c, 0x241b2105,
5144         0x97850000, 0x97870002, 0x9782002c, 0x9783002e, 0x3c040800, 0x248409c0,
5145         0xafa00014, 0x00021400, 0x00621825, 0x00052c00, 0xafa30010, 0x8f860010,
5146         0x00e52825, 0x0e000060, 0x24070102, 0x3c02ac00, 0x34420100, 0x3c03ac01,
5147         0x34630100, 0xaf820490, 0x3c02ffff, 0xaf820494, 0xaf830498, 0xaf82049c,
5148         0x24020001, 0xaf825ce0, 0x0e00003f, 0xaf825d00, 0x0e000140, 0x00000000,
5149         0x8fbf0018, 0x03e00008, 0x27bd0020, 0x2402ffff, 0xaf825404, 0x8f835400,
5150         0x34630400, 0xaf835400, 0xaf825404, 0x3c020800, 0x24420034, 0xaf82541c,
5151         0x03e00008, 0xaf805400, 0x00000000, 0x00000000, 0x3c020800, 0x34423000,
5152         0x3c030800, 0x34633000, 0x3c040800, 0x348437ff, 0x3c010800, 0xac220a64,
5153         0x24020040, 0x3c010800, 0xac220a68, 0x3c010800, 0xac200a60, 0xac600000,
5154         0x24630004, 0x0083102b, 0x5040fffd, 0xac600000, 0x03e00008, 0x00000000,
5155         0x00804821, 0x8faa0010, 0x3c020800, 0x8c420a60, 0x3c040800, 0x8c840a68,
5156         0x8fab0014, 0x24430001, 0x0044102b, 0x3c010800, 0xac230a60, 0x14400003,
5157         0x00004021, 0x3c010800, 0xac200a60, 0x3c020800, 0x8c420a60, 0x3c030800,
5158         0x8c630a64, 0x91240000, 0x00021140, 0x00431021, 0x00481021, 0x25080001,
5159         0xa0440000, 0x29020008, 0x1440fff4, 0x25290001, 0x3c020800, 0x8c420a60,
5160         0x3c030800, 0x8c630a64, 0x8f84680c, 0x00021140, 0x00431021, 0xac440008,
5161         0xac45000c, 0xac460010, 0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c,
5162         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
5163         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
5164         0, 0, 0, 0, 0, 0,
5165         0x02000008, 0x00000000, 0x0a0001e3, 0x3c0a0001, 0x0a0001e3, 0x3c0a0002,
5166         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
5167         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
5168         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
5169         0x0a0001e3, 0x3c0a0007, 0x0a0001e3, 0x3c0a0008, 0x0a0001e3, 0x3c0a0009,
5170         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a000b,
5171         0x0a0001e3, 0x3c0a000c, 0x0a0001e3, 0x3c0a000d, 0x0a0001e3, 0x00000000,
5172         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a000e, 0x0a0001e3, 0x00000000,
5173         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
5174         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000, 0x0a0001e3, 0x00000000,
5175         0x0a0001e3, 0x00000000, 0x0a0001e3, 0x3c0a0013, 0x0a0001e3, 0x3c0a0014,
5176         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
5177         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
5178         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
5179         0x27bdffe0, 0x00001821, 0x00001021, 0xafbf0018, 0xafb10014, 0xafb00010,
5180         0x3c010800, 0x00220821, 0xac200a70, 0x3c010800, 0x00220821, 0xac200a74,
5181         0x3c010800, 0x00220821, 0xac200a78, 0x24630001, 0x1860fff5, 0x2442000c,
5182         0x24110001, 0x8f906810, 0x32020004, 0x14400005, 0x24040001, 0x3c020800,
5183         0x8c420a78, 0x18400003, 0x00002021, 0x0e000182, 0x00000000, 0x32020001,
5184         0x10400003, 0x00000000, 0x0e000169, 0x00000000, 0x0a000153, 0xaf915028,
5185         0x8fbf0018, 0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0020, 0x3c050800,
5186         0x8ca50a70, 0x3c060800, 0x8cc60a80, 0x3c070800, 0x8ce70a78, 0x27bdffe0,
5187         0x3c040800, 0x248409d0, 0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014,
5188         0x0e00017b, 0x00002021, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x24020001,
5189         0x8f836810, 0x00821004, 0x00021027, 0x00621824, 0x03e00008, 0xaf836810,
5190         0x27bdffd8, 0xafbf0024, 0x1080002e, 0xafb00020, 0x8f825cec, 0xafa20018,
5191         0x8f825cec, 0x3c100800, 0x26100a78, 0xafa2001c, 0x34028000, 0xaf825cec,
5192         0x8e020000, 0x18400016, 0x00000000, 0x3c020800, 0x94420a74, 0x8fa3001c,
5193         0x000221c0, 0xac830004, 0x8fa2001c, 0x3c010800, 0x0e000201, 0xac220a74,
5194         0x10400005, 0x00000000, 0x8e020000, 0x24420001, 0x0a0001df, 0xae020000,
5195         0x3c020800, 0x8c420a70, 0x00021c02, 0x000321c0, 0x0a0001c5, 0xafa2001c,
5196         0x0e000201, 0x00000000, 0x1040001f, 0x00000000, 0x8e020000, 0x8fa3001c,
5197         0x24420001, 0x3c010800, 0xac230a70, 0x3c010800, 0xac230a74, 0x0a0001df,
5198         0xae020000, 0x3c100800, 0x26100a78, 0x8e020000, 0x18400028, 0x00000000,
5199         0x0e000201, 0x00000000, 0x14400024, 0x00000000, 0x8e020000, 0x3c030800,
5200         0x8c630a70, 0x2442ffff, 0xafa3001c, 0x18400006, 0xae020000, 0x00031402,
5201         0x000221c0, 0x8c820004, 0x3c010800, 0xac220a70, 0x97a2001e, 0x2442ff00,
5202         0x2c420300, 0x1440000b, 0x24024000, 0x3c040800, 0x248409dc, 0xafa00010,
5203         0xafa00014, 0x8fa6001c, 0x24050008, 0x0e000060, 0x00003821, 0x0a0001df,
5204         0x00000000, 0xaf825cf8, 0x3c020800, 0x8c420a40, 0x8fa3001c, 0x24420001,
5205         0xaf835cf8, 0x3c010800, 0xac220a40, 0x8fbf0024, 0x8fb00020, 0x03e00008,
5206         0x27bd0028, 0x27bdffe0, 0x3c040800, 0x248409e8, 0x00002821, 0x00003021,
5207         0x00003821, 0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014, 0x8fbf0018,
5208         0x03e00008, 0x27bd0020, 0x8f82680c, 0x8f85680c, 0x00021827, 0x0003182b,
5209         0x00031823, 0x00431024, 0x00441021, 0x00a2282b, 0x10a00006, 0x00000000,
5210         0x00401821, 0x8f82680c, 0x0043102b, 0x1440fffd, 0x00000000, 0x03e00008,
5211         0x00000000, 0x3c040800, 0x8c840000, 0x3c030800, 0x8c630a40, 0x0064102b,
5212         0x54400002, 0x00831023, 0x00641023, 0x2c420008, 0x03e00008, 0x38420001,
5213         0x27bdffe0, 0x00802821, 0x3c040800, 0x24840a00, 0x00003021, 0x00003821,
5214         0xafbf0018, 0xafa00010, 0x0e000060, 0xafa00014, 0x0a000216, 0x00000000,
5215         0x8fbf0018, 0x03e00008, 0x27bd0020, 0x00000000, 0x27bdffe0, 0x3c1cc000,
5216         0xafbf0018, 0x0e00004c, 0xaf80680c, 0x3c040800, 0x24840a10, 0x03802821,
5217         0x00003021, 0x00003821, 0xafa00010, 0x0e000060, 0xafa00014, 0x2402ffff,
5218         0xaf825404, 0x3c0200aa, 0x0e000234, 0xaf825434, 0x8fbf0018, 0x03e00008,
5219         0x27bd0020, 0x00000000, 0x00000000, 0x00000000, 0x27bdffe8, 0xafb00010,
5220         0x24100001, 0xafbf0014, 0x3c01c003, 0xac200000, 0x8f826810, 0x30422000,
5221         0x10400003, 0x00000000, 0x0e000246, 0x00000000, 0x0a00023a, 0xaf905428,
5222         0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x27bdfff8, 0x8f845d0c,
5223         0x3c0200ff, 0x3c030800, 0x8c630a50, 0x3442fff8, 0x00821024, 0x1043001e,
5224         0x3c0500ff, 0x34a5fff8, 0x3c06c003, 0x3c074000, 0x00851824, 0x8c620010,
5225         0x3c010800, 0xac230a50, 0x30420008, 0x10400005, 0x00871025, 0x8cc20000,
5226         0x24420001, 0xacc20000, 0x00871025, 0xaf825d0c, 0x8fa20000, 0x24420001,
5227         0xafa20000, 0x8fa20000, 0x8fa20000, 0x24420001, 0xafa20000, 0x8fa20000,
5228         0x8f845d0c, 0x3c030800, 0x8c630a50, 0x00851024, 0x1443ffe8, 0x00851824,
5229         0x27bd0008, 0x03e00008, 0x00000000, 0x00000000, 0x00000000
5230 };
5231
5232 static const u32 tg3FwRodata[(TG3_FW_RODATA_LEN / sizeof(u32)) + 1] = {
5233         0x35373031, 0x726c7341, 0x00000000, 0x00000000, 0x53774576, 0x656e7430,
5234         0x00000000, 0x726c7045, 0x76656e74, 0x31000000, 0x556e6b6e, 0x45766e74,
5235         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x66617461, 0x6c457272,
5236         0x00000000, 0x00000000, 0x4d61696e, 0x43707542, 0x00000000, 0x00000000,
5237         0x00000000
5238 };
5239
5240 #if 0 /* All zeros, don't eat up space with it. */
5241 u32 tg3FwData[(TG3_FW_DATA_LEN / sizeof(u32)) + 1] = {
5242         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
5243         0x00000000, 0x00000000, 0x00000000, 0x00000000
5244 };
5245 #endif
5246
5247 #define RX_CPU_SCRATCH_BASE     0x30000
5248 #define RX_CPU_SCRATCH_SIZE     0x04000
5249 #define TX_CPU_SCRATCH_BASE     0x34000
5250 #define TX_CPU_SCRATCH_SIZE     0x04000
5251
5252 /* tp->lock is held. */
5253 static int tg3_halt_cpu(struct tg3 *tp, u32 offset)
5254 {
5255         int i;
5256
5257         BUG_ON(offset == TX_CPU_BASE &&
5258             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS));
5259
5260         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
5261                 u32 val = tr32(GRC_VCPU_EXT_CTRL);
5262
5263                 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_HALT_CPU);
5264                 return 0;
5265         }
5266         if (offset == RX_CPU_BASE) {
5267                 for (i = 0; i < 10000; i++) {
5268                         tw32(offset + CPU_STATE, 0xffffffff);
5269                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
5270                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
5271                                 break;
5272                 }
5273
5274                 tw32(offset + CPU_STATE, 0xffffffff);
5275                 tw32_f(offset + CPU_MODE,  CPU_MODE_HALT);
5276                 udelay(10);
5277         } else {
5278                 for (i = 0; i < 10000; i++) {
5279                         tw32(offset + CPU_STATE, 0xffffffff);
5280                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
5281                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
5282                                 break;
5283                 }
5284         }
5285
5286         if (i >= 10000) {
5287                 printk(KERN_ERR PFX "tg3_reset_cpu timed out for %s, "
5288                        "and %s CPU\n",
5289                        tp->dev->name,
5290                        (offset == RX_CPU_BASE ? "RX" : "TX"));
5291                 return -ENODEV;
5292         }
5293
5294         /* Clear firmware's nvram arbitration. */
5295         if (tp->tg3_flags & TG3_FLAG_NVRAM)
5296                 tw32(NVRAM_SWARB, SWARB_REQ_CLR0);
5297         return 0;
5298 }
5299
5300 struct fw_info {
5301         unsigned int text_base;
5302         unsigned int text_len;
5303         const u32 *text_data;
5304         unsigned int rodata_base;
5305         unsigned int rodata_len;
5306         const u32 *rodata_data;
5307         unsigned int data_base;
5308         unsigned int data_len;
5309         const u32 *data_data;
5310 };
5311
5312 /* tp->lock is held. */
5313 static int tg3_load_firmware_cpu(struct tg3 *tp, u32 cpu_base, u32 cpu_scratch_base,
5314                                  int cpu_scratch_size, struct fw_info *info)
5315 {
5316         int err, lock_err, i;
5317         void (*write_op)(struct tg3 *, u32, u32);
5318
5319         if (cpu_base == TX_CPU_BASE &&
5320             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
5321                 printk(KERN_ERR PFX "tg3_load_firmware_cpu: Trying to load "
5322                        "TX cpu firmware on %s which is 5705.\n",
5323                        tp->dev->name);
5324                 return -EINVAL;
5325         }
5326
5327         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
5328                 write_op = tg3_write_mem;
5329         else
5330                 write_op = tg3_write_indirect_reg32;
5331
5332         /* It is possible that bootcode is still loading at this point.
5333          * Get the nvram lock first before halting the cpu.
5334          */
5335         lock_err = tg3_nvram_lock(tp);
5336         err = tg3_halt_cpu(tp, cpu_base);
5337         if (!lock_err)
5338                 tg3_nvram_unlock(tp);
5339         if (err)
5340                 goto out;
5341
5342         for (i = 0; i < cpu_scratch_size; i += sizeof(u32))
5343                 write_op(tp, cpu_scratch_base + i, 0);
5344         tw32(cpu_base + CPU_STATE, 0xffffffff);
5345         tw32(cpu_base + CPU_MODE, tr32(cpu_base+CPU_MODE)|CPU_MODE_HALT);
5346         for (i = 0; i < (info->text_len / sizeof(u32)); i++)
5347                 write_op(tp, (cpu_scratch_base +
5348                               (info->text_base & 0xffff) +
5349                               (i * sizeof(u32))),
5350                          (info->text_data ?
5351                           info->text_data[i] : 0));
5352         for (i = 0; i < (info->rodata_len / sizeof(u32)); i++)
5353                 write_op(tp, (cpu_scratch_base +
5354                               (info->rodata_base & 0xffff) +
5355                               (i * sizeof(u32))),
5356                          (info->rodata_data ?
5357                           info->rodata_data[i] : 0));
5358         for (i = 0; i < (info->data_len / sizeof(u32)); i++)
5359                 write_op(tp, (cpu_scratch_base +
5360                               (info->data_base & 0xffff) +
5361                               (i * sizeof(u32))),
5362                          (info->data_data ?
5363                           info->data_data[i] : 0));
5364
5365         err = 0;
5366
5367 out:
5368         return err;
5369 }
5370
5371 /* tp->lock is held. */
5372 static int tg3_load_5701_a0_firmware_fix(struct tg3 *tp)
5373 {
5374         struct fw_info info;
5375         int err, i;
5376
5377         info.text_base = TG3_FW_TEXT_ADDR;
5378         info.text_len = TG3_FW_TEXT_LEN;
5379         info.text_data = &tg3FwText[0];
5380         info.rodata_base = TG3_FW_RODATA_ADDR;
5381         info.rodata_len = TG3_FW_RODATA_LEN;
5382         info.rodata_data = &tg3FwRodata[0];
5383         info.data_base = TG3_FW_DATA_ADDR;
5384         info.data_len = TG3_FW_DATA_LEN;
5385         info.data_data = NULL;
5386
5387         err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
5388                                     RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
5389                                     &info);
5390         if (err)
5391                 return err;
5392
5393         err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
5394                                     TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
5395                                     &info);
5396         if (err)
5397                 return err;
5398
5399         /* Now startup only the RX cpu. */
5400         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
5401         tw32_f(RX_CPU_BASE + CPU_PC,    TG3_FW_TEXT_ADDR);
5402
5403         for (i = 0; i < 5; i++) {
5404                 if (tr32(RX_CPU_BASE + CPU_PC) == TG3_FW_TEXT_ADDR)
5405                         break;
5406                 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
5407                 tw32(RX_CPU_BASE + CPU_MODE,  CPU_MODE_HALT);
5408                 tw32_f(RX_CPU_BASE + CPU_PC,    TG3_FW_TEXT_ADDR);
5409                 udelay(1000);
5410         }
5411         if (i >= 5) {
5412                 printk(KERN_ERR PFX "tg3_load_firmware fails for %s "
5413                        "to set RX CPU PC, is %08x should be %08x\n",
5414                        tp->dev->name, tr32(RX_CPU_BASE + CPU_PC),
5415                        TG3_FW_TEXT_ADDR);
5416                 return -ENODEV;
5417         }
5418         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
5419         tw32_f(RX_CPU_BASE + CPU_MODE,  0x00000000);
5420
5421         return 0;
5422 }
5423
5424
5425 #define TG3_TSO_FW_RELEASE_MAJOR        0x1
5426 #define TG3_TSO_FW_RELASE_MINOR         0x6
5427 #define TG3_TSO_FW_RELEASE_FIX          0x0
5428 #define TG3_TSO_FW_START_ADDR           0x08000000
5429 #define TG3_TSO_FW_TEXT_ADDR            0x08000000
5430 #define TG3_TSO_FW_TEXT_LEN             0x1aa0
5431 #define TG3_TSO_FW_RODATA_ADDR          0x08001aa0
5432 #define TG3_TSO_FW_RODATA_LEN           0x60
5433 #define TG3_TSO_FW_DATA_ADDR            0x08001b20
5434 #define TG3_TSO_FW_DATA_LEN             0x30
5435 #define TG3_TSO_FW_SBSS_ADDR            0x08001b50
5436 #define TG3_TSO_FW_SBSS_LEN             0x2c
5437 #define TG3_TSO_FW_BSS_ADDR             0x08001b80
5438 #define TG3_TSO_FW_BSS_LEN              0x894
5439
5440 static const u32 tg3TsoFwText[(TG3_TSO_FW_TEXT_LEN / 4) + 1] = {
5441         0x0e000003, 0x00000000, 0x08001b24, 0x00000000, 0x10000003, 0x00000000,
5442         0x0000000d, 0x0000000d, 0x3c1d0800, 0x37bd4000, 0x03a0f021, 0x3c100800,
5443         0x26100000, 0x0e000010, 0x00000000, 0x0000000d, 0x27bdffe0, 0x3c04fefe,
5444         0xafbf0018, 0x0e0005d8, 0x34840002, 0x0e000668, 0x00000000, 0x3c030800,
5445         0x90631b68, 0x24020002, 0x3c040800, 0x24841aac, 0x14620003, 0x24050001,
5446         0x3c040800, 0x24841aa0, 0x24060006, 0x00003821, 0xafa00010, 0x0e00067c,
5447         0xafa00014, 0x8f625c50, 0x34420001, 0xaf625c50, 0x8f625c90, 0x34420001,
5448         0xaf625c90, 0x2402ffff, 0x0e000034, 0xaf625404, 0x8fbf0018, 0x03e00008,
5449         0x27bd0020, 0x00000000, 0x00000000, 0x00000000, 0x27bdffe0, 0xafbf001c,
5450         0xafb20018, 0xafb10014, 0x0e00005b, 0xafb00010, 0x24120002, 0x24110001,
5451         0x8f706820, 0x32020100, 0x10400003, 0x00000000, 0x0e0000bb, 0x00000000,
5452         0x8f706820, 0x32022000, 0x10400004, 0x32020001, 0x0e0001f0, 0x24040001,
5453         0x32020001, 0x10400003, 0x00000000, 0x0e0000a3, 0x00000000, 0x3c020800,
5454         0x90421b98, 0x14520003, 0x00000000, 0x0e0004c0, 0x00000000, 0x0a00003c,
5455         0xaf715028, 0x8fbf001c, 0x8fb20018, 0x8fb10014, 0x8fb00010, 0x03e00008,
5456         0x27bd0020, 0x27bdffe0, 0x3c040800, 0x24841ac0, 0x00002821, 0x00003021,
5457         0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014, 0x3c040800,
5458         0x248423d8, 0xa4800000, 0x3c010800, 0xa0201b98, 0x3c010800, 0xac201b9c,
5459         0x3c010800, 0xac201ba0, 0x3c010800, 0xac201ba4, 0x3c010800, 0xac201bac,
5460         0x3c010800, 0xac201bb8, 0x3c010800, 0xac201bbc, 0x8f624434, 0x3c010800,
5461         0xac221b88, 0x8f624438, 0x3c010800, 0xac221b8c, 0x8f624410, 0xac80f7a8,
5462         0x3c010800, 0xac201b84, 0x3c010800, 0xac2023e0, 0x3c010800, 0xac2023c8,
5463         0x3c010800, 0xac2023cc, 0x3c010800, 0xac202400, 0x3c010800, 0xac221b90,
5464         0x8f620068, 0x24030007, 0x00021702, 0x10430005, 0x00000000, 0x8f620068,
5465         0x00021702, 0x14400004, 0x24020001, 0x3c010800, 0x0a000097, 0xac20240c,
5466         0xac820034, 0x3c040800, 0x24841acc, 0x3c050800, 0x8ca5240c, 0x00003021,
5467         0x00003821, 0xafa00010, 0x0e00067c, 0xafa00014, 0x8fbf0018, 0x03e00008,
5468         0x27bd0020, 0x27bdffe0, 0x3c040800, 0x24841ad8, 0x00002821, 0x00003021,
5469         0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014, 0x0e00005b,
5470         0x00000000, 0x0e0000b4, 0x00002021, 0x8fbf0018, 0x03e00008, 0x27bd0020,
5471         0x24020001, 0x8f636820, 0x00821004, 0x00021027, 0x00621824, 0x03e00008,
5472         0xaf636820, 0x27bdffd0, 0xafbf002c, 0xafb60028, 0xafb50024, 0xafb40020,
5473         0xafb3001c, 0xafb20018, 0xafb10014, 0xafb00010, 0x8f675c5c, 0x3c030800,
5474         0x24631bbc, 0x8c620000, 0x14470005, 0x3c0200ff, 0x3c020800, 0x90421b98,
5475         0x14400119, 0x3c0200ff, 0x3442fff8, 0x00e28824, 0xac670000, 0x00111902,
5476         0x306300ff, 0x30e20003, 0x000211c0, 0x00622825, 0x00a04021, 0x00071602,
5477         0x3c030800, 0x90631b98, 0x3044000f, 0x14600036, 0x00804821, 0x24020001,
5478         0x3c010800, 0xa0221b98, 0x00051100, 0x00821025, 0x3c010800, 0xac201b9c,
5479         0x3c010800, 0xac201ba0, 0x3c010800, 0xac201ba4, 0x3c010800, 0xac201bac,
5480         0x3c010800, 0xac201bb8, 0x3c010800, 0xac201bb0, 0x3c010800, 0xac201bb4,
5481         0x3c010800, 0xa42223d8, 0x9622000c, 0x30437fff, 0x3c010800, 0xa4222410,
5482         0x30428000, 0x3c010800, 0xa4231bc6, 0x10400005, 0x24020001, 0x3c010800,
5483         0xac2223f4, 0x0a000102, 0x2406003e, 0x24060036, 0x3c010800, 0xac2023f4,
5484         0x9622000a, 0x3c030800, 0x94631bc6, 0x3c010800, 0xac2023f0, 0x3c010800,
5485         0xac2023f8, 0x00021302, 0x00021080, 0x00c21021, 0x00621821, 0x3c010800,
5486         0xa42223d0, 0x3c010800, 0x0a000115, 0xa4231b96, 0x9622000c, 0x3c010800,
5487         0xa42223ec, 0x3c040800, 0x24841b9c, 0x8c820000, 0x00021100, 0x3c010800,
5488         0x00220821, 0xac311bc8, 0x8c820000, 0x00021100, 0x3c010800, 0x00220821,
5489         0xac271bcc, 0x8c820000, 0x25030001, 0x306601ff, 0x00021100, 0x3c010800,
5490         0x00220821, 0xac261bd0, 0x8c820000, 0x00021100, 0x3c010800, 0x00220821,
5491         0xac291bd4, 0x96230008, 0x3c020800, 0x8c421bac, 0x00432821, 0x3c010800,
5492         0xac251bac, 0x9622000a, 0x30420004, 0x14400018, 0x00061100, 0x8f630c14,
5493         0x3063000f, 0x2c620002, 0x1440000b, 0x3c02c000, 0x8f630c14, 0x3c020800,
5494         0x8c421b40, 0x3063000f, 0x24420001, 0x3c010800, 0xac221b40, 0x2c620002,
5495         0x1040fff7, 0x3c02c000, 0x00e21825, 0xaf635c5c, 0x8f625c50, 0x30420002,
5496         0x10400014, 0x00000000, 0x0a000147, 0x00000000, 0x3c030800, 0x8c631b80,
5497         0x3c040800, 0x94841b94, 0x01221025, 0x3c010800, 0xa42223da, 0x24020001,
5498         0x3c010800, 0xac221bb8, 0x24630001, 0x0085202a, 0x3c010800, 0x10800003,
5499         0xac231b80, 0x3c010800, 0xa4251b94, 0x3c060800, 0x24c61b9c, 0x8cc20000,
5500         0x24420001, 0xacc20000, 0x28420080, 0x14400005, 0x00000000, 0x0e000656,
5501         0x24040002, 0x0a0001e6, 0x00000000, 0x3c020800, 0x8c421bb8, 0x10400078,
5502         0x24020001, 0x3c050800, 0x90a51b98, 0x14a20072, 0x00000000, 0x3c150800,
5503         0x96b51b96, 0x3c040800, 0x8c841bac, 0x32a3ffff, 0x0083102a, 0x1440006c,
5504         0x00000000, 0x14830003, 0x00000000, 0x3c010800, 0xac2523f0, 0x1060005c,
5505         0x00009021, 0x24d60004, 0x0060a021, 0x24d30014, 0x8ec20000, 0x00028100,
5506         0x3c110800, 0x02308821, 0x0e000625, 0x8e311bc8, 0x00402821, 0x10a00054,
5507         0x00000000, 0x9628000a, 0x31020040, 0x10400005, 0x2407180c, 0x8e22000c,
5508         0x2407188c, 0x00021400, 0xaca20018, 0x3c030800, 0x00701821, 0x8c631bd0,
5509         0x3c020800, 0x00501021, 0x8c421bd4, 0x00031d00, 0x00021400, 0x00621825,
5510         0xaca30014, 0x8ec30004, 0x96220008, 0x00432023, 0x3242ffff, 0x3083ffff,
5511         0x00431021, 0x0282102a, 0x14400002, 0x02b23023, 0x00803021, 0x8e620000,
5512         0x30c4ffff, 0x00441021, 0xae620000, 0x8e220000, 0xaca20000, 0x8e220004,
5513         0x8e63fff4, 0x00431021, 0xaca20004, 0xa4a6000e, 0x8e62fff4, 0x00441021,
5514         0xae62fff4, 0x96230008, 0x0043102a, 0x14400005, 0x02469021, 0x8e62fff0,
5515         0xae60fff4, 0x24420001, 0xae62fff0, 0xaca00008, 0x3242ffff, 0x14540008,
5516         0x24020305, 0x31020080, 0x54400001, 0x34e70010, 0x24020905, 0xa4a2000c,
5517         0x0a0001cb, 0x34e70020, 0xa4a2000c, 0x3c020800, 0x8c4223f0, 0x10400003,
5518         0x3c024b65, 0x0a0001d3, 0x34427654, 0x3c02b49a, 0x344289ab, 0xaca2001c,
5519         0x30e2ffff, 0xaca20010, 0x0e0005a2, 0x00a02021, 0x3242ffff, 0x0054102b,
5520         0x1440ffa9, 0x00000000, 0x24020002, 0x3c010800, 0x0a0001e6, 0xa0221b98,
5521         0x8ec2083c, 0x24420001, 0x0a0001e6, 0xaec2083c, 0x0e0004c0, 0x00000000,
5522         0x8fbf002c, 0x8fb60028, 0x8fb50024, 0x8fb40020, 0x8fb3001c, 0x8fb20018,
5523         0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0030, 0x27bdffd0, 0xafbf0028,
5524         0xafb30024, 0xafb20020, 0xafb1001c, 0xafb00018, 0x8f725c9c, 0x3c0200ff,
5525         0x3442fff8, 0x3c070800, 0x24e71bb4, 0x02428824, 0x9623000e, 0x8ce20000,
5526         0x00431021, 0xace20000, 0x8e220010, 0x30420020, 0x14400011, 0x00809821,
5527         0x0e00063b, 0x02202021, 0x3c02c000, 0x02421825, 0xaf635c9c, 0x8f625c90,
5528         0x30420002, 0x1040011e, 0x00000000, 0xaf635c9c, 0x8f625c90, 0x30420002,
5529         0x10400119, 0x00000000, 0x0a00020d, 0x00000000, 0x8e240008, 0x8e230014,
5530         0x00041402, 0x000231c0, 0x00031502, 0x304201ff, 0x2442ffff, 0x3042007f,
5531         0x00031942, 0x30637800, 0x00021100, 0x24424000, 0x00624821, 0x9522000a,
5532         0x3084ffff, 0x30420008, 0x104000b0, 0x000429c0, 0x3c020800, 0x8c422400,
5533         0x14400024, 0x24c50008, 0x94c20014, 0x3c010800, 0xa42223d0, 0x8cc40010,
5534         0x00041402, 0x3c010800, 0xa42223d2, 0x3c010800, 0xa42423d4, 0x94c2000e,
5535         0x3083ffff, 0x00431023, 0x3c010800, 0xac222408, 0x94c2001a, 0x3c010800,
5536         0xac262400, 0x3c010800, 0xac322404, 0x3c010800, 0xac2223fc, 0x3c02c000,
5537         0x02421825, 0xaf635c9c, 0x8f625c90, 0x30420002, 0x104000e5, 0x00000000,
5538         0xaf635c9c, 0x8f625c90, 0x30420002, 0x104000e0, 0x00000000, 0x0a000246,
5539         0x00000000, 0x94c2000e, 0x3c030800, 0x946323d4, 0x00434023, 0x3103ffff,
5540         0x2c620008, 0x1040001c, 0x00000000, 0x94c20014, 0x24420028, 0x00a22821,
5541         0x00031042, 0x1840000b, 0x00002021, 0x24e60848, 0x00403821, 0x94a30000,
5542         0x8cc20000, 0x24840001, 0x00431021, 0xacc20000, 0x0087102a, 0x1440fff9,
5543         0x24a50002, 0x31020001, 0x1040001f, 0x3c024000, 0x3c040800, 0x248423fc,
5544         0xa0a00001, 0x94a30000, 0x8c820000, 0x00431021, 0x0a000285, 0xac820000,
5545         0x8f626800, 0x3c030010, 0x00431024, 0x10400009, 0x00000000, 0x94c2001a,
5546         0x3c030800, 0x8c6323fc, 0x00431021, 0x3c010800, 0xac2223fc, 0x0a000286,
5547         0x3c024000, 0x94c2001a, 0x94c4001c, 0x3c030800, 0x8c6323fc, 0x00441023,
5548         0x00621821, 0x3c010800, 0xac2323fc, 0x3c024000, 0x02421825, 0xaf635c9c,
5549         0x8f625c90, 0x30420002, 0x1440fffc, 0x00000000, 0x9522000a, 0x30420010,
5550         0x1040009b, 0x00000000, 0x3c030800, 0x946323d4, 0x3c070800, 0x24e72400,
5551         0x8ce40000, 0x8f626800, 0x24630030, 0x00832821, 0x3c030010, 0x00431024,
5552         0x1440000a, 0x00000000, 0x94a20004, 0x3c040800, 0x8c842408, 0x3c030800,
5553         0x8c6323fc, 0x00441023, 0x00621821, 0x3c010800, 0xac2323fc, 0x3c040800,
5554         0x8c8423fc, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402, 0x00822021,
5555         0x00041027, 0xa4a20006, 0x3c030800, 0x8c632404, 0x3c0200ff, 0x3442fff8,
5556         0x00628824, 0x96220008, 0x24050001, 0x24034000, 0x000231c0, 0x00801021,
5557         0xa4c2001a, 0xa4c0001c, 0xace00000, 0x3c010800, 0xac251b60, 0xaf635cb8,
5558         0x8f625cb0, 0x30420002, 0x10400003, 0x00000000, 0x3c010800, 0xac201b60,
5559         0x8e220008, 0xaf625cb8, 0x8f625cb0, 0x30420002, 0x10400003, 0x00000000,
5560         0x3c010800, 0xac201b60, 0x3c020800, 0x8c421b60, 0x1040ffec, 0x00000000,
5561         0x3c040800, 0x0e00063b, 0x8c842404, 0x0a00032a, 0x00000000, 0x3c030800,
5562         0x90631b98, 0x24020002, 0x14620003, 0x3c034b65, 0x0a0002e1, 0x00008021,
5563         0x8e22001c, 0x34637654, 0x10430002, 0x24100002, 0x24100001, 0x00c02021,
5564         0x0e000350, 0x02003021, 0x24020003, 0x3c010800, 0xa0221b98, 0x24020002,
5565         0x1202000a, 0x24020001, 0x3c030800, 0x8c6323f0, 0x10620006, 0x00000000,
5566         0x3c020800, 0x944223d8, 0x00021400, 0x0a00031f, 0xae220014, 0x3c040800,
5567         0x248423da, 0x94820000, 0x00021400, 0xae220014, 0x3c020800, 0x8c421bbc,
5568         0x3c03c000, 0x3c010800, 0xa0201b98, 0x00431025, 0xaf625c5c, 0x8f625c50,
5569         0x30420002, 0x10400009, 0x00000000, 0x2484f7e2, 0x8c820000, 0x00431025,
5570         0xaf625c5c, 0x8f625c50, 0x30420002, 0x1440fffa, 0x00000000, 0x3c020800,
5571         0x24421b84, 0x8c430000, 0x24630001, 0xac430000, 0x8f630c14, 0x3063000f,
5572         0x2c620002, 0x1440000c, 0x3c024000, 0x8f630c14, 0x3c020800, 0x8c421b40,
5573         0x3063000f, 0x24420001, 0x3c010800, 0xac221b40, 0x2c620002, 0x1040fff7,
5574         0x00000000, 0x3c024000, 0x02421825, 0xaf635c9c, 0x8f625c90, 0x30420002,
5575         0x1440fffc, 0x00000000, 0x12600003, 0x00000000, 0x0e0004c0, 0x00000000,
5576         0x8fbf0028, 0x8fb30024, 0x8fb20020, 0x8fb1001c, 0x8fb00018, 0x03e00008,
5577         0x27bd0030, 0x8f634450, 0x3c040800, 0x24841b88, 0x8c820000, 0x00031c02,
5578         0x0043102b, 0x14400007, 0x3c038000, 0x8c840004, 0x8f624450, 0x00021c02,
5579         0x0083102b, 0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024,
5580         0x1440fffd, 0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3c024000,
5581         0x00822025, 0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00000000,
5582         0x03e00008, 0x00000000, 0x27bdffe0, 0x00805821, 0x14c00011, 0x256e0008,
5583         0x3c020800, 0x8c4223f4, 0x10400007, 0x24020016, 0x3c010800, 0xa42223d2,
5584         0x2402002a, 0x3c010800, 0x0a000364, 0xa42223d4, 0x8d670010, 0x00071402,
5585         0x3c010800, 0xa42223d2, 0x3c010800, 0xa42723d4, 0x3c040800, 0x948423d4,
5586         0x3c030800, 0x946323d2, 0x95cf0006, 0x3c020800, 0x944223d0, 0x00832023,
5587         0x01e2c023, 0x3065ffff, 0x24a20028, 0x01c24821, 0x3082ffff, 0x14c0001a,
5588         0x01226021, 0x9582000c, 0x3042003f, 0x3c010800, 0xa42223d6, 0x95820004,
5589         0x95830006, 0x3c010800, 0xac2023e4, 0x3c010800, 0xac2023e8, 0x00021400,
5590         0x00431025, 0x3c010800, 0xac221bc0, 0x95220004, 0x3c010800, 0xa4221bc4,
5591         0x95230002, 0x01e51023, 0x0043102a, 0x10400010, 0x24020001, 0x3c010800,
5592         0x0a000398, 0xac2223f8, 0x3c030800, 0x8c6323e8, 0x3c020800, 0x94421bc4,
5593         0x00431021, 0xa5220004, 0x3c020800, 0x94421bc0, 0xa5820004, 0x3c020800,
5594         0x8c421bc0, 0xa5820006, 0x3c020800, 0x8c4223f0, 0x3c0d0800, 0x8dad23e4,
5595         0x3c0a0800, 0x144000e5, 0x8d4a23e8, 0x3c020800, 0x94421bc4, 0x004a1821,
5596         0x3063ffff, 0x0062182b, 0x24020002, 0x10c2000d, 0x01435023, 0x3c020800,
5597         0x944223d6, 0x30420009, 0x10400008, 0x00000000, 0x9582000c, 0x3042fff6,
5598         0xa582000c, 0x3c020800, 0x944223d6, 0x30420009, 0x01a26823, 0x3c020800,
5599         0x8c4223f8, 0x1040004a, 0x01203821, 0x3c020800, 0x944223d2, 0x00004021,
5600         0xa520000a, 0x01e21023, 0xa5220002, 0x3082ffff, 0x00021042, 0x18400008,
5601         0x00003021, 0x00401821, 0x94e20000, 0x25080001, 0x00c23021, 0x0103102a,
5602         0x1440fffb, 0x24e70002, 0x00061c02, 0x30c2ffff, 0x00623021, 0x00061402,
5603         0x00c23021, 0x00c02821, 0x00061027, 0xa522000a, 0x00003021, 0x2527000c,
5604         0x00004021, 0x94e20000, 0x25080001, 0x00c23021, 0x2d020004, 0x1440fffb,
5605         0x24e70002, 0x95220002, 0x00004021, 0x91230009, 0x00442023, 0x01803821,
5606         0x3082ffff, 0xa4e00010, 0x00621821, 0x00021042, 0x18400010, 0x00c33021,
5607         0x00404821, 0x94e20000, 0x24e70002, 0x00c23021, 0x30e2007f, 0x14400006,
5608         0x25080001, 0x8d630000, 0x3c02007f, 0x3442ff80, 0x00625824, 0x25670008,
5609         0x0109102a, 0x1440fff3, 0x00000000, 0x30820001, 0x10400005, 0x00061c02,
5610         0xa0e00001, 0x94e20000, 0x00c23021, 0x00061c02, 0x30c2ffff, 0x00623021,
5611         0x00061402, 0x00c23021, 0x0a00047d, 0x30c6ffff, 0x24020002, 0x14c20081,
5612         0x00000000, 0x3c020800, 0x8c42240c, 0x14400007, 0x00000000, 0x3c020800,
5613         0x944223d2, 0x95230002, 0x01e21023, 0x10620077, 0x00000000, 0x3c020800,
5614         0x944223d2, 0x01e21023, 0xa5220002, 0x3c020800, 0x8c42240c, 0x1040001a,
5615         0x31e3ffff, 0x8dc70010, 0x3c020800, 0x94421b96, 0x00e04021, 0x00072c02,
5616         0x00aa2021, 0x00431023, 0x00823823, 0x00072402, 0x30e2ffff, 0x00823821,
5617         0x00071027, 0xa522000a, 0x3102ffff, 0x3c040800, 0x948423d4, 0x00453023,
5618         0x00e02821, 0x00641823, 0x006d1821, 0x00c33021, 0x00061c02, 0x30c2ffff,
5619         0x0a00047d, 0x00623021, 0x01203821, 0x00004021, 0x3082ffff, 0x00021042,
5620         0x18400008, 0x00003021, 0x00401821, 0x94e20000, 0x25080001, 0x00c23021,
5621         0x0103102a, 0x1440fffb, 0x24e70002, 0x00061c02, 0x30c2ffff, 0x00623021,
5622         0x00061402, 0x00c23021, 0x00c02821, 0x00061027, 0xa522000a, 0x00003021,
5623         0x2527000c, 0x00004021, 0x94e20000, 0x25080001, 0x00c23021, 0x2d020004,
5624         0x1440fffb, 0x24e70002, 0x95220002, 0x00004021, 0x91230009, 0x00442023,
5625         0x01803821, 0x3082ffff, 0xa4e00010, 0x3c040800, 0x948423d4, 0x00621821,
5626         0x00c33021, 0x00061c02, 0x30c2ffff, 0x00623021, 0x00061c02, 0x3c020800,
5627         0x944223d0, 0x00c34821, 0x00441023, 0x00021fc2, 0x00431021, 0x00021043,
5628         0x18400010, 0x00003021, 0x00402021, 0x94e20000, 0x24e70002, 0x00c23021,
5629         0x30e2007f, 0x14400006, 0x25080001, 0x8d630000, 0x3c02007f, 0x3442ff80,
5630         0x00625824, 0x25670008, 0x0104102a, 0x1440fff3, 0x00000000, 0x3c020800,
5631         0x944223ec, 0x00c23021, 0x3122ffff, 0x00c23021, 0x00061c02, 0x30c2ffff,
5632         0x00623021, 0x00061402, 0x00c23021, 0x00c04021, 0x00061027, 0xa5820010,
5633         0xadc00014, 0x0a00049d, 0xadc00000, 0x8dc70010, 0x00e04021, 0x11400007,
5634         0x00072c02, 0x00aa3021, 0x00061402, 0x30c3ffff, 0x00433021, 0x00061402,
5635         0x00c22821, 0x00051027, 0xa522000a, 0x3c030800, 0x946323d4, 0x3102ffff,
5636         0x01e21021, 0x00433023, 0x00cd3021, 0x00061c02, 0x30c2ffff, 0x00623021,
5637         0x00061402, 0x00c23021, 0x00c04021, 0x00061027, 0xa5820010, 0x3102ffff,
5638         0x00051c00, 0x00431025, 0xadc20010, 0x3c020800, 0x8c4223f4, 0x10400005,
5639         0x2de205eb, 0x14400002, 0x25e2fff2, 0x34028870, 0xa5c20034, 0x3c030800,
5640         0x246323e8, 0x8c620000, 0x24420001, 0xac620000, 0x3c040800, 0x8c8423e4,
5641         0x3c020800, 0x8c421bc0, 0x3303ffff, 0x00832021, 0x00431821, 0x0062102b,
5642         0x3c010800, 0xac2423e4, 0x10400003, 0x2482ffff, 0x3c010800, 0xac2223e4,
5643         0x3c010800, 0xac231bc0, 0x03e00008, 0x27bd0020, 0x27bdffb8, 0x3c050800,
5644         0x24a51b96, 0xafbf0044, 0xafbe0040, 0xafb7003c, 0xafb60038, 0xafb50034,
5645         0xafb40030, 0xafb3002c, 0xafb20028, 0xafb10024, 0xafb00020, 0x94a90000,
5646         0x3c020800, 0x944223d0, 0x3c030800, 0x8c631bb0, 0x3c040800, 0x8c841bac,
5647         0x01221023, 0x0064182a, 0xa7a9001e, 0x106000be, 0xa7a20016, 0x24be0022,
5648         0x97b6001e, 0x24b3001a, 0x24b70016, 0x8fc20000, 0x14400008, 0x00000000,
5649         0x8fc2fff8, 0x97a30016, 0x8fc4fff4, 0x00431021, 0x0082202a, 0x148000b0,
5650         0x00000000, 0x97d50818, 0x32a2ffff, 0x104000a3, 0x00009021, 0x0040a021,
5651         0x00008821, 0x0e000625, 0x00000000, 0x00403021, 0x14c00007, 0x00000000,
5652         0x3c020800, 0x8c4223dc, 0x24420001, 0x3c010800, 0x0a000596, 0xac2223dc,
5653         0x3c100800, 0x02118021, 0x8e101bc8, 0x9608000a, 0x31020040, 0x10400005,
5654         0x2407180c, 0x8e02000c, 0x2407188c, 0x00021400, 0xacc20018, 0x31020080,
5655         0x54400001, 0x34e70010, 0x3c020800, 0x00511021, 0x8c421bd0, 0x3c030800,
5656         0x00711821, 0x8c631bd4, 0x00021500, 0x00031c00, 0x00431025, 0xacc20014,
5657         0x96040008, 0x3242ffff, 0x00821021, 0x0282102a, 0x14400002, 0x02b22823,
5658         0x00802821, 0x8e020000, 0x02459021, 0xacc20000, 0x8e020004, 0x00c02021,
5659         0x26310010, 0xac820004, 0x30e2ffff, 0xac800008, 0xa485000e, 0xac820010,
5660         0x24020305, 0x0e0005a2, 0xa482000c, 0x3242ffff, 0x0054102b, 0x1440ffc5,
5661         0x3242ffff, 0x0a00058e, 0x00000000, 0x8e620000, 0x8e63fffc, 0x0043102a,
5662         0x10400067, 0x00000000, 0x8e62fff0, 0x00028900, 0x3c100800, 0x02118021,
5663         0x0e000625, 0x8e101bc8, 0x00403021, 0x14c00005, 0x00000000, 0x8e62082c,
5664         0x24420001, 0x0a000596, 0xae62082c, 0x9608000a, 0x31020040, 0x10400005,
5665         0x2407180c, 0x8e02000c, 0x2407188c, 0x00021400, 0xacc20018, 0x3c020800,
5666         0x00511021, 0x8c421bd0, 0x3c030800, 0x00711821, 0x8c631bd4, 0x00021500,
5667         0x00031c00, 0x00431025, 0xacc20014, 0x8e63fff4, 0x96020008, 0x00432023,
5668         0x3242ffff, 0x3083ffff, 0x00431021, 0x02c2102a, 0x10400003, 0x00802821,
5669         0x97a9001e, 0x01322823, 0x8e620000, 0x30a4ffff, 0x00441021, 0xae620000,
5670         0xa4c5000e, 0x8e020000, 0xacc20000, 0x8e020004, 0x8e63fff4, 0x00431021,
5671         0xacc20004, 0x8e63fff4, 0x96020008, 0x00641821, 0x0062102a, 0x14400006,
5672         0x02459021, 0x8e62fff0, 0xae60fff4, 0x24420001, 0x0a000571, 0xae62fff0,
5673         0xae63fff4, 0xacc00008, 0x3242ffff, 0x10560003, 0x31020004, 0x10400006,
5674         0x24020305, 0x31020080, 0x54400001, 0x34e70010, 0x34e70020, 0x24020905,
5675         0xa4c2000c, 0x8ee30000, 0x8ee20004, 0x14620007, 0x3c02b49a, 0x8ee20860,
5676         0x54400001, 0x34e70400, 0x3c024b65, 0x0a000588, 0x34427654, 0x344289ab,
5677         0xacc2001c, 0x30e2ffff, 0xacc20010, 0x0e0005a2, 0x00c02021, 0x3242ffff,
5678         0x0056102b, 0x1440ff9b, 0x00000000, 0x8e620000, 0x8e63fffc, 0x0043102a,
5679         0x1440ff48, 0x00000000, 0x8fbf0044, 0x8fbe0040, 0x8fb7003c, 0x8fb60038,
5680         0x8fb50034, 0x8fb40030, 0x8fb3002c, 0x8fb20028, 0x8fb10024, 0x8fb00020,
5681         0x03e00008, 0x27bd0048, 0x27bdffe8, 0xafbf0014, 0xafb00010, 0x8f624450,
5682         0x8f634410, 0x0a0005b1, 0x00808021, 0x8f626820, 0x30422000, 0x10400003,
5683         0x00000000, 0x0e0001f0, 0x00002021, 0x8f624450, 0x8f634410, 0x3042ffff,
5684         0x0043102b, 0x1440fff5, 0x00000000, 0x8f630c14, 0x3063000f, 0x2c620002,
5685         0x1440000b, 0x00000000, 0x8f630c14, 0x3c020800, 0x8c421b40, 0x3063000f,
5686         0x24420001, 0x3c010800, 0xac221b40, 0x2c620002, 0x1040fff7, 0x00000000,
5687         0xaf705c18, 0x8f625c10, 0x30420002, 0x10400009, 0x00000000, 0x8f626820,
5688         0x30422000, 0x1040fff8, 0x00000000, 0x0e0001f0, 0x00002021, 0x0a0005c4,
5689         0x00000000, 0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x00000000,
5690         0x00000000, 0x00000000, 0x27bdffe8, 0x3c1bc000, 0xafbf0014, 0xafb00010,
5691         0xaf60680c, 0x8f626804, 0x34420082, 0xaf626804, 0x8f634000, 0x24020b50,
5692         0x3c010800, 0xac221b54, 0x24020b78, 0x3c010800, 0xac221b64, 0x34630002,
5693         0xaf634000, 0x0e000605, 0x00808021, 0x3c010800, 0xa0221b68, 0x304200ff,
5694         0x24030002, 0x14430005, 0x00000000, 0x3c020800, 0x8c421b54, 0x0a0005f8,
5695         0xac5000c0, 0x3c020800, 0x8c421b54, 0xac5000bc, 0x8f624434, 0x8f634438,
5696         0x8f644410, 0x3c010800, 0xac221b5c, 0x3c010800, 0xac231b6c, 0x3c010800,
5697         0xac241b58, 0x8fbf0014, 0x8fb00010, 0x03e00008, 0x27bd0018, 0x3c040800,
5698         0x8c870000, 0x3c03aa55, 0x3463aa55, 0x3c06c003, 0xac830000, 0x8cc20000,
5699         0x14430007, 0x24050002, 0x3c0355aa, 0x346355aa, 0xac830000, 0x8cc20000,
5700         0x50430001, 0x24050001, 0x3c020800, 0xac470000, 0x03e00008, 0x00a01021,
5701         0x27bdfff8, 0x18800009, 0x00002821, 0x8f63680c, 0x8f62680c, 0x1043fffe,
5702         0x00000000, 0x24a50001, 0x00a4102a, 0x1440fff9, 0x00000000, 0x03e00008,
5703         0x27bd0008, 0x8f634450, 0x3c020800, 0x8c421b5c, 0x00031c02, 0x0043102b,
5704         0x14400008, 0x3c038000, 0x3c040800, 0x8c841b6c, 0x8f624450, 0x00021c02,
5705         0x0083102b, 0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024,
5706         0x1440fffd, 0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3082ffff,
5707         0x2442e000, 0x2c422001, 0x14400003, 0x3c024000, 0x0a000648, 0x2402ffff,
5708         0x00822025, 0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00001021,
5709         0x03e00008, 0x00000000, 0x8f624450, 0x3c030800, 0x8c631b58, 0x0a000651,
5710         0x3042ffff, 0x8f624450, 0x3042ffff, 0x0043102b, 0x1440fffc, 0x00000000,
5711         0x03e00008, 0x00000000, 0x27bdffe0, 0x00802821, 0x3c040800, 0x24841af0,
5712         0x00003021, 0x00003821, 0xafbf0018, 0xafa00010, 0x0e00067c, 0xafa00014,
5713         0x0a000660, 0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x00000000,
5714         0x00000000, 0x00000000, 0x3c020800, 0x34423000, 0x3c030800, 0x34633000,
5715         0x3c040800, 0x348437ff, 0x3c010800, 0xac221b74, 0x24020040, 0x3c010800,
5716         0xac221b78, 0x3c010800, 0xac201b70, 0xac600000, 0x24630004, 0x0083102b,
5717         0x5040fffd, 0xac600000, 0x03e00008, 0x00000000, 0x00804821, 0x8faa0010,
5718         0x3c020800, 0x8c421b70, 0x3c040800, 0x8c841b78, 0x8fab0014, 0x24430001,
5719         0x0044102b, 0x3c010800, 0xac231b70, 0x14400003, 0x00004021, 0x3c010800,
5720         0xac201b70, 0x3c020800, 0x8c421b70, 0x3c030800, 0x8c631b74, 0x91240000,
5721         0x00021140, 0x00431021, 0x00481021, 0x25080001, 0xa0440000, 0x29020008,
5722         0x1440fff4, 0x25290001, 0x3c020800, 0x8c421b70, 0x3c030800, 0x8c631b74,
5723         0x8f64680c, 0x00021140, 0x00431021, 0xac440008, 0xac45000c, 0xac460010,
5724         0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c, 0x00000000, 0x00000000,
5725 };
5726
5727 static const u32 tg3TsoFwRodata[] = {
5728         0x4d61696e, 0x43707542, 0x00000000, 0x4d61696e, 0x43707541, 0x00000000,
5729         0x00000000, 0x00000000, 0x73746b6f, 0x66666c64, 0x496e0000, 0x73746b6f,
5730         0x66662a2a, 0x00000000, 0x53774576, 0x656e7430, 0x00000000, 0x00000000,
5731         0x00000000, 0x00000000, 0x66617461, 0x6c457272, 0x00000000, 0x00000000,
5732         0x00000000,
5733 };
5734
5735 static const u32 tg3TsoFwData[] = {
5736         0x00000000, 0x73746b6f, 0x66666c64, 0x5f76312e, 0x362e3000, 0x00000000,
5737         0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
5738         0x00000000,
5739 };
5740
5741 /* 5705 needs a special version of the TSO firmware.  */
5742 #define TG3_TSO5_FW_RELEASE_MAJOR       0x1
5743 #define TG3_TSO5_FW_RELASE_MINOR        0x2
5744 #define TG3_TSO5_FW_RELEASE_FIX         0x0
5745 #define TG3_TSO5_FW_START_ADDR          0x00010000
5746 #define TG3_TSO5_FW_TEXT_ADDR           0x00010000
5747 #define TG3_TSO5_FW_TEXT_LEN            0xe90
5748 #define TG3_TSO5_FW_RODATA_ADDR         0x00010e90
5749 #define TG3_TSO5_FW_RODATA_LEN          0x50
5750 #define TG3_TSO5_FW_DATA_ADDR           0x00010f00
5751 #define TG3_TSO5_FW_DATA_LEN            0x20
5752 #define TG3_TSO5_FW_SBSS_ADDR           0x00010f20
5753 #define TG3_TSO5_FW_SBSS_LEN            0x28
5754 #define TG3_TSO5_FW_BSS_ADDR            0x00010f50
5755 #define TG3_TSO5_FW_BSS_LEN             0x88
5756
5757 static const u32 tg3Tso5FwText[(TG3_TSO5_FW_TEXT_LEN / 4) + 1] = {
5758         0x0c004003, 0x00000000, 0x00010f04, 0x00000000, 0x10000003, 0x00000000,
5759         0x0000000d, 0x0000000d, 0x3c1d0001, 0x37bde000, 0x03a0f021, 0x3c100001,
5760         0x26100000, 0x0c004010, 0x00000000, 0x0000000d, 0x27bdffe0, 0x3c04fefe,
5761         0xafbf0018, 0x0c0042e8, 0x34840002, 0x0c004364, 0x00000000, 0x3c030001,
5762         0x90630f34, 0x24020002, 0x3c040001, 0x24840e9c, 0x14620003, 0x24050001,
5763         0x3c040001, 0x24840e90, 0x24060002, 0x00003821, 0xafa00010, 0x0c004378,
5764         0xafa00014, 0x0c00402c, 0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020,
5765         0x00000000, 0x00000000, 0x27bdffe0, 0xafbf001c, 0xafb20018, 0xafb10014,
5766         0x0c0042d4, 0xafb00010, 0x3c128000, 0x24110001, 0x8f706810, 0x32020400,
5767         0x10400007, 0x00000000, 0x8f641008, 0x00921024, 0x14400003, 0x00000000,
5768         0x0c004064, 0x00000000, 0x3c020001, 0x90420f56, 0x10510003, 0x32020200,
5769         0x1040fff1, 0x00000000, 0x0c0041b4, 0x00000000, 0x08004034, 0x00000000,
5770         0x8fbf001c, 0x8fb20018, 0x8fb10014, 0x8fb00010, 0x03e00008, 0x27bd0020,
5771         0x27bdffe0, 0x3c040001, 0x24840eb0, 0x00002821, 0x00003021, 0x00003821,
5772         0xafbf0018, 0xafa00010, 0x0c004378, 0xafa00014, 0x0000d021, 0x24020130,
5773         0xaf625000, 0x3c010001, 0xa4200f50, 0x3c010001, 0xa0200f57, 0x8fbf0018,
5774         0x03e00008, 0x27bd0020, 0x00000000, 0x00000000, 0x3c030001, 0x24630f60,
5775         0x90620000, 0x27bdfff0, 0x14400003, 0x0080c021, 0x08004073, 0x00004821,
5776         0x3c022000, 0x03021024, 0x10400003, 0x24090002, 0x08004073, 0xa0600000,
5777         0x24090001, 0x00181040, 0x30431f80, 0x346f8008, 0x1520004b, 0x25eb0028,
5778         0x3c040001, 0x00832021, 0x8c848010, 0x3c050001, 0x24a50f7a, 0x00041402,
5779         0xa0a20000, 0x3c010001, 0xa0240f7b, 0x3c020001, 0x00431021, 0x94428014,
5780         0x3c010001, 0xa0220f7c, 0x3c0c0001, 0x01836021, 0x8d8c8018, 0x304200ff,
5781         0x24420008, 0x000220c3, 0x24020001, 0x3c010001, 0xa0220f60, 0x0124102b,
5782         0x1040000c, 0x00003821, 0x24a6000e, 0x01602821, 0x8ca20000, 0x8ca30004,
5783         0x24a50008, 0x24e70001, 0xacc20000, 0xacc30004, 0x00e4102b, 0x1440fff8,
5784         0x24c60008, 0x00003821, 0x3c080001, 0x25080f7b, 0x91060000, 0x3c020001,
5785         0x90420f7c, 0x2503000d, 0x00c32821, 0x00461023, 0x00021fc2, 0x00431021,
5786         0x00021043, 0x1840000c, 0x00002021, 0x91020001, 0x00461023, 0x00021fc2,
5787         0x00431021, 0x00021843, 0x94a20000, 0x24e70001, 0x00822021, 0x00e3102a,
5788         0x1440fffb, 0x24a50002, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402,
5789         0x00822021, 0x3c02ffff, 0x01821024, 0x3083ffff, 0x00431025, 0x3c010001,
5790         0x080040fa, 0xac220f80, 0x3c050001, 0x24a50f7c, 0x90a20000, 0x3c0c0001,
5791         0x01836021, 0x8d8c8018, 0x000220c2, 0x1080000e, 0x00003821, 0x01603021,
5792         0x24a5000c, 0x8ca20000, 0x8ca30004, 0x24a50008, 0x24e70001, 0xacc20000,
5793         0xacc30004, 0x00e4102b, 0x1440fff8, 0x24c60008, 0x3c050001, 0x24a50f7c,
5794         0x90a20000, 0x30430007, 0x24020004, 0x10620011, 0x28620005, 0x10400005,
5795         0x24020002, 0x10620008, 0x000710c0, 0x080040fa, 0x00000000, 0x24020006,
5796         0x1062000e, 0x000710c0, 0x080040fa, 0x00000000, 0x00a21821, 0x9463000c,
5797         0x004b1021, 0x080040fa, 0xa4430000, 0x000710c0, 0x00a21821, 0x8c63000c,
5798         0x004b1021, 0x080040fa, 0xac430000, 0x00a21821, 0x8c63000c, 0x004b2021,
5799         0x00a21021, 0xac830000, 0x94420010, 0xa4820004, 0x95e70006, 0x3c020001,
5800         0x90420f7c, 0x3c030001, 0x90630f7a, 0x00e2c823, 0x3c020001, 0x90420f7b,
5801         0x24630028, 0x01e34021, 0x24420028, 0x15200012, 0x01e23021, 0x94c2000c,
5802         0x3c010001, 0xa4220f78, 0x94c20004, 0x94c30006, 0x3c010001, 0xa4200f76,
5803         0x3c010001, 0xa4200f72, 0x00021400, 0x00431025, 0x3c010001, 0xac220f6c,
5804         0x95020004, 0x3c010001, 0x08004124, 0xa4220f70, 0x3c020001, 0x94420f70,
5805         0x3c030001, 0x94630f72, 0x00431021, 0xa5020004, 0x3c020001, 0x94420f6c,
5806         0xa4c20004, 0x3c020001, 0x8c420f6c, 0xa4c20006, 0x3c040001, 0x94840f72,
5807         0x3c020001, 0x94420f70, 0x3c0a0001, 0x954a0f76, 0x00441821, 0x3063ffff,
5808         0x0062182a, 0x24020002, 0x1122000b, 0x00832023, 0x3c030001, 0x94630f78,
5809         0x30620009, 0x10400006, 0x3062fff6, 0xa4c2000c, 0x3c020001, 0x94420f78,
5810         0x30420009, 0x01425023, 0x24020001, 0x1122001b, 0x29220002, 0x50400005,
5811         0x24020002, 0x11200007, 0x31a2ffff, 0x08004197, 0x00000000, 0x1122001d,
5812         0x24020016, 0x08004197, 0x31a2ffff, 0x3c0e0001, 0x95ce0f80, 0x10800005,
5813         0x01806821, 0x01c42021, 0x00041c02, 0x3082ffff, 0x00627021, 0x000e1027,
5814         0xa502000a, 0x3c030001, 0x90630f7b, 0x31a2ffff, 0x00e21021, 0x0800418d,
5815         0x00432023, 0x3c020001, 0x94420f80, 0x00442021, 0x00041c02, 0x3082ffff,
5816         0x00622021, 0x00807021, 0x00041027, 0x08004185, 0xa502000a, 0x3c050001,
5817         0x24a50f7a, 0x90a30000, 0x14620002, 0x24e2fff2, 0xa5e20034, 0x90a20000,
5818         0x00e21023, 0xa5020002, 0x3c030001, 0x94630f80, 0x3c020001, 0x94420f5a,
5819         0x30e5ffff, 0x00641821, 0x00451023, 0x00622023, 0x00041c02, 0x3082ffff,
5820         0x00622021, 0x00041027, 0xa502000a, 0x3c030001, 0x90630f7c, 0x24620001,
5821         0x14a20005, 0x00807021, 0x01631021, 0x90420000, 0x08004185, 0x00026200,
5822         0x24620002, 0x14a20003, 0x306200fe, 0x004b1021, 0x944c0000, 0x3c020001,
5823         0x94420f82, 0x3183ffff, 0x3c040001, 0x90840f7b, 0x00431021, 0x00e21021,
5824         0x00442023, 0x008a2021, 0x00041c02, 0x3082ffff, 0x00622021, 0x00041402,
5825         0x00822021, 0x00806821, 0x00041027, 0xa4c20010, 0x31a2ffff, 0x000e1c00,
5826         0x00431025, 0x3c040001, 0x24840f72, 0xade20010, 0x94820000, 0x3c050001,
5827         0x94a50f76, 0x3c030001, 0x8c630f6c, 0x24420001, 0x00b92821, 0xa4820000,
5828         0x3322ffff, 0x00622021, 0x0083182b, 0x3c010001, 0xa4250f76, 0x10600003,
5829         0x24a2ffff, 0x3c010001, 0xa4220f76, 0x3c024000, 0x03021025, 0x3c010001,
5830         0xac240f6c, 0xaf621008, 0x03e00008, 0x27bd0010, 0x3c030001, 0x90630f56,
5831         0x27bdffe8, 0x24020001, 0xafbf0014, 0x10620026, 0xafb00010, 0x8f620cf4,
5832         0x2442ffff, 0x3042007f, 0x00021100, 0x8c434000, 0x3c010001, 0xac230f64,
5833         0x8c434008, 0x24444000, 0x8c5c4004, 0x30620040, 0x14400002, 0x24020088,
5834         0x24020008, 0x3c010001, 0xa4220f68, 0x30620004, 0x10400005, 0x24020001,
5835         0x3c010001, 0xa0220f57, 0x080041d5, 0x00031402, 0x3c010001, 0xa0200f57,
5836         0x00031402, 0x3c010001, 0xa4220f54, 0x9483000c, 0x24020001, 0x3c010001,
5837         0xa4200f50, 0x3c010001, 0xa0220f56, 0x3c010001, 0xa4230f62, 0x24020001,
5838         0x1342001e, 0x00000000, 0x13400005, 0x24020003, 0x13420067, 0x00000000,
5839         0x080042cf, 0x00000000, 0x3c020001, 0x94420f62, 0x241a0001, 0x3c010001,
5840         0xa4200f5e, 0x3c010001, 0xa4200f52, 0x304407ff, 0x00021bc2, 0x00031823,
5841         0x3063003e, 0x34630036, 0x00021242, 0x3042003c, 0x00621821, 0x3c010001,
5842         0xa4240f58, 0x00832021, 0x24630030, 0x3c010001, 0xa4240f5a, 0x3c010001,
5843         0xa4230f5c, 0x3c060001, 0x24c60f52, 0x94c50000, 0x94c30002, 0x3c040001,
5844         0x94840f5a, 0x00651021, 0x0044102a, 0x10400013, 0x3c108000, 0x00a31021,
5845         0xa4c20000, 0x3c02a000, 0xaf620cf4, 0x3c010001, 0xa0200f56, 0x8f641008,
5846         0x00901024, 0x14400003, 0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4,
5847         0x00501024, 0x104000b7, 0x00000000, 0x0800420f, 0x00000000, 0x3c030001,
5848         0x94630f50, 0x00851023, 0xa4c40000, 0x00621821, 0x3042ffff, 0x3c010001,
5849         0xa4230f50, 0xaf620ce8, 0x3c020001, 0x94420f68, 0x34420024, 0xaf620cec,
5850         0x94c30002, 0x3c020001, 0x94420f50, 0x14620012, 0x3c028000, 0x3c108000,
5851         0x3c02a000, 0xaf620cf4, 0x3c010001, 0xa0200f56, 0x8f641008, 0x00901024,
5852         0x14400003, 0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4, 0x00501024,
5853         0x1440fff7, 0x00000000, 0x080042cf, 0x241a0003, 0xaf620cf4, 0x3c108000,
5854         0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064, 0x00000000,
5855         0x8f620cf4, 0x00501024, 0x1440fff7, 0x00000000, 0x080042cf, 0x241a0003,
5856         0x3c070001, 0x24e70f50, 0x94e20000, 0x03821021, 0xaf620ce0, 0x3c020001,
5857         0x8c420f64, 0xaf620ce4, 0x3c050001, 0x94a50f54, 0x94e30000, 0x3c040001,
5858         0x94840f58, 0x3c020001, 0x94420f5e, 0x00a32823, 0x00822023, 0x30a6ffff,
5859         0x3083ffff, 0x00c3102b, 0x14400043, 0x00000000, 0x3c020001, 0x94420f5c,
5860         0x00021400, 0x00621025, 0xaf620ce8, 0x94e20000, 0x3c030001, 0x94630f54,
5861         0x00441021, 0xa4e20000, 0x3042ffff, 0x14430021, 0x3c020008, 0x3c020001,
5862         0x90420f57, 0x10400006, 0x3c03000c, 0x3c020001, 0x94420f68, 0x34630624,
5863         0x0800427c, 0x0000d021, 0x3c020001, 0x94420f68, 0x3c030008, 0x34630624,
5864         0x00431025, 0xaf620cec, 0x3c108000, 0x3c02a000, 0xaf620cf4, 0x3c010001,
5865         0xa0200f56, 0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064,
5866         0x00000000, 0x8f620cf4, 0x00501024, 0x10400015, 0x00000000, 0x08004283,
5867         0x00000000, 0x3c030001, 0x94630f68, 0x34420624, 0x3c108000, 0x00621825,
5868         0x3c028000, 0xaf630cec, 0xaf620cf4, 0x8f641008, 0x00901024, 0x14400003,
5869         0x00000000, 0x0c004064, 0x00000000, 0x8f620cf4, 0x00501024, 0x1440fff7,
5870         0x00000000, 0x3c010001, 0x080042cf, 0xa4200f5e, 0x3c020001, 0x94420f5c,
5871         0x00021400, 0x00c21025, 0xaf620ce8, 0x3c020001, 0x90420f57, 0x10400009,
5872         0x3c03000c, 0x3c020001, 0x94420f68, 0x34630624, 0x0000d021, 0x00431025,
5873         0xaf620cec, 0x080042c1, 0x3c108000, 0x3c020001, 0x94420f68, 0x3c030008,
5874         0x34630604, 0x00431025, 0xaf620cec, 0x3c020001, 0x94420f5e, 0x00451021,
5875         0x3c010001, 0xa4220f5e, 0x3c108000, 0x3c02a000, 0xaf620cf4, 0x3c010001,
5876         0xa0200f56, 0x8f641008, 0x00901024, 0x14400003, 0x00000000, 0x0c004064,
5877         0x00000000, 0x8f620cf4, 0x00501024, 0x1440fff7, 0x00000000, 0x8fbf0014,
5878         0x8fb00010, 0x03e00008, 0x27bd0018, 0x00000000, 0x27bdffe0, 0x3c040001,
5879         0x24840ec0, 0x00002821, 0x00003021, 0x00003821, 0xafbf0018, 0xafa00010,
5880         0x0c004378, 0xafa00014, 0x0000d021, 0x24020130, 0xaf625000, 0x3c010001,
5881         0xa4200f50, 0x3c010001, 0xa0200f57, 0x8fbf0018, 0x03e00008, 0x27bd0020,
5882         0x27bdffe8, 0x3c1bc000, 0xafbf0014, 0xafb00010, 0xaf60680c, 0x8f626804,
5883         0x34420082, 0xaf626804, 0x8f634000, 0x24020b50, 0x3c010001, 0xac220f20,
5884         0x24020b78, 0x3c010001, 0xac220f30, 0x34630002, 0xaf634000, 0x0c004315,
5885         0x00808021, 0x3c010001, 0xa0220f34, 0x304200ff, 0x24030002, 0x14430005,
5886         0x00000000, 0x3c020001, 0x8c420f20, 0x08004308, 0xac5000c0, 0x3c020001,
5887         0x8c420f20, 0xac5000bc, 0x8f624434, 0x8f634438, 0x8f644410, 0x3c010001,
5888         0xac220f28, 0x3c010001, 0xac230f38, 0x3c010001, 0xac240f24, 0x8fbf0014,
5889         0x8fb00010, 0x03e00008, 0x27bd0018, 0x03e00008, 0x24020001, 0x27bdfff8,
5890         0x18800009, 0x00002821, 0x8f63680c, 0x8f62680c, 0x1043fffe, 0x00000000,
5891         0x24a50001, 0x00a4102a, 0x1440fff9, 0x00000000, 0x03e00008, 0x27bd0008,
5892         0x8f634450, 0x3c020001, 0x8c420f28, 0x00031c02, 0x0043102b, 0x14400008,
5893         0x3c038000, 0x3c040001, 0x8c840f38, 0x8f624450, 0x00021c02, 0x0083102b,
5894         0x1040fffc, 0x3c038000, 0xaf634444, 0x8f624444, 0x00431024, 0x1440fffd,
5895         0x00000000, 0x8f624448, 0x03e00008, 0x3042ffff, 0x3082ffff, 0x2442e000,
5896         0x2c422001, 0x14400003, 0x3c024000, 0x08004347, 0x2402ffff, 0x00822025,
5897         0xaf645c38, 0x8f625c30, 0x30420002, 0x1440fffc, 0x00001021, 0x03e00008,
5898         0x00000000, 0x8f624450, 0x3c030001, 0x8c630f24, 0x08004350, 0x3042ffff,
5899         0x8f624450, 0x3042ffff, 0x0043102b, 0x1440fffc, 0x00000000, 0x03e00008,
5900         0x00000000, 0x27bdffe0, 0x00802821, 0x3c040001, 0x24840ed0, 0x00003021,
5901         0x00003821, 0xafbf0018, 0xafa00010, 0x0c004378, 0xafa00014, 0x0800435f,
5902         0x00000000, 0x8fbf0018, 0x03e00008, 0x27bd0020, 0x3c020001, 0x3442d600,
5903         0x3c030001, 0x3463d600, 0x3c040001, 0x3484ddff, 0x3c010001, 0xac220f40,
5904         0x24020040, 0x3c010001, 0xac220f44, 0x3c010001, 0xac200f3c, 0xac600000,
5905         0x24630004, 0x0083102b, 0x5040fffd, 0xac600000, 0x03e00008, 0x00000000,
5906         0x00804821, 0x8faa0010, 0x3c020001, 0x8c420f3c, 0x3c040001, 0x8c840f44,
5907         0x8fab0014, 0x24430001, 0x0044102b, 0x3c010001, 0xac230f3c, 0x14400003,
5908         0x00004021, 0x3c010001, 0xac200f3c, 0x3c020001, 0x8c420f3c, 0x3c030001,
5909         0x8c630f40, 0x91240000, 0x00021140, 0x00431021, 0x00481021, 0x25080001,
5910         0xa0440000, 0x29020008, 0x1440fff4, 0x25290001, 0x3c020001, 0x8c420f3c,
5911         0x3c030001, 0x8c630f40, 0x8f64680c, 0x00021140, 0x00431021, 0xac440008,
5912         0xac45000c, 0xac460010, 0xac470014, 0xac4a0018, 0x03e00008, 0xac4b001c,
5913         0x00000000, 0x00000000, 0x00000000,
5914 };
5915
5916 static const u32 tg3Tso5FwRodata[(TG3_TSO5_FW_RODATA_LEN / 4) + 1] = {
5917         0x4d61696e, 0x43707542, 0x00000000, 0x4d61696e, 0x43707541, 0x00000000,
5918         0x00000000, 0x00000000, 0x73746b6f, 0x66666c64, 0x00000000, 0x00000000,
5919         0x73746b6f, 0x66666c64, 0x00000000, 0x00000000, 0x66617461, 0x6c457272,
5920         0x00000000, 0x00000000, 0x00000000,
5921 };
5922
5923 static const u32 tg3Tso5FwData[(TG3_TSO5_FW_DATA_LEN / 4) + 1] = {
5924         0x00000000, 0x73746b6f, 0x66666c64, 0x5f76312e, 0x322e3000, 0x00000000,
5925         0x00000000, 0x00000000, 0x00000000,
5926 };
5927
5928 /* tp->lock is held. */
5929 static int tg3_load_tso_firmware(struct tg3 *tp)
5930 {
5931         struct fw_info info;
5932         unsigned long cpu_base, cpu_scratch_base, cpu_scratch_size;
5933         int err, i;
5934
5935         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
5936                 return 0;
5937
5938         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
5939                 info.text_base = TG3_TSO5_FW_TEXT_ADDR;
5940                 info.text_len = TG3_TSO5_FW_TEXT_LEN;
5941                 info.text_data = &tg3Tso5FwText[0];
5942                 info.rodata_base = TG3_TSO5_FW_RODATA_ADDR;
5943                 info.rodata_len = TG3_TSO5_FW_RODATA_LEN;
5944                 info.rodata_data = &tg3Tso5FwRodata[0];
5945                 info.data_base = TG3_TSO5_FW_DATA_ADDR;
5946                 info.data_len = TG3_TSO5_FW_DATA_LEN;
5947                 info.data_data = &tg3Tso5FwData[0];
5948                 cpu_base = RX_CPU_BASE;
5949                 cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
5950                 cpu_scratch_size = (info.text_len +
5951                                     info.rodata_len +
5952                                     info.data_len +
5953                                     TG3_TSO5_FW_SBSS_LEN +
5954                                     TG3_TSO5_FW_BSS_LEN);
5955         } else {
5956                 info.text_base = TG3_TSO_FW_TEXT_ADDR;
5957                 info.text_len = TG3_TSO_FW_TEXT_LEN;
5958                 info.text_data = &tg3TsoFwText[0];
5959                 info.rodata_base = TG3_TSO_FW_RODATA_ADDR;
5960                 info.rodata_len = TG3_TSO_FW_RODATA_LEN;
5961                 info.rodata_data = &tg3TsoFwRodata[0];
5962                 info.data_base = TG3_TSO_FW_DATA_ADDR;
5963                 info.data_len = TG3_TSO_FW_DATA_LEN;
5964                 info.data_data = &tg3TsoFwData[0];
5965                 cpu_base = TX_CPU_BASE;
5966                 cpu_scratch_base = TX_CPU_SCRATCH_BASE;
5967                 cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
5968         }
5969
5970         err = tg3_load_firmware_cpu(tp, cpu_base,
5971                                     cpu_scratch_base, cpu_scratch_size,
5972                                     &info);
5973         if (err)
5974                 return err;
5975
5976         /* Now startup the cpu. */
5977         tw32(cpu_base + CPU_STATE, 0xffffffff);
5978         tw32_f(cpu_base + CPU_PC,    info.text_base);
5979
5980         for (i = 0; i < 5; i++) {
5981                 if (tr32(cpu_base + CPU_PC) == info.text_base)
5982                         break;
5983                 tw32(cpu_base + CPU_STATE, 0xffffffff);
5984                 tw32(cpu_base + CPU_MODE,  CPU_MODE_HALT);
5985                 tw32_f(cpu_base + CPU_PC,    info.text_base);
5986                 udelay(1000);
5987         }
5988         if (i >= 5) {
5989                 printk(KERN_ERR PFX "tg3_load_tso_firmware fails for %s "
5990                        "to set CPU PC, is %08x should be %08x\n",
5991                        tp->dev->name, tr32(cpu_base + CPU_PC),
5992                        info.text_base);
5993                 return -ENODEV;
5994         }
5995         tw32(cpu_base + CPU_STATE, 0xffffffff);
5996         tw32_f(cpu_base + CPU_MODE,  0x00000000);
5997         return 0;
5998 }
5999
6000
6001 /* tp->lock is held. */
6002 static void __tg3_set_mac_addr(struct tg3 *tp, int skip_mac_1)
6003 {
6004         u32 addr_high, addr_low;
6005         int i;
6006
6007         addr_high = ((tp->dev->dev_addr[0] << 8) |
6008                      tp->dev->dev_addr[1]);
6009         addr_low = ((tp->dev->dev_addr[2] << 24) |
6010                     (tp->dev->dev_addr[3] << 16) |
6011                     (tp->dev->dev_addr[4] <<  8) |
6012                     (tp->dev->dev_addr[5] <<  0));
6013         for (i = 0; i < 4; i++) {
6014                 if (i == 1 && skip_mac_1)
6015                         continue;
6016                 tw32(MAC_ADDR_0_HIGH + (i * 8), addr_high);
6017                 tw32(MAC_ADDR_0_LOW + (i * 8), addr_low);
6018         }
6019
6020         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
6021             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
6022                 for (i = 0; i < 12; i++) {
6023                         tw32(MAC_EXTADDR_0_HIGH + (i * 8), addr_high);
6024                         tw32(MAC_EXTADDR_0_LOW + (i * 8), addr_low);
6025                 }
6026         }
6027
6028         addr_high = (tp->dev->dev_addr[0] +
6029                      tp->dev->dev_addr[1] +
6030                      tp->dev->dev_addr[2] +
6031                      tp->dev->dev_addr[3] +
6032                      tp->dev->dev_addr[4] +
6033                      tp->dev->dev_addr[5]) &
6034                 TX_BACKOFF_SEED_MASK;
6035         tw32(MAC_TX_BACKOFF_SEED, addr_high);
6036 }
6037
6038 static int tg3_set_mac_addr(struct net_device *dev, void *p)
6039 {
6040         struct tg3 *tp = netdev_priv(dev);
6041         struct sockaddr *addr = p;
6042         int err = 0, skip_mac_1 = 0;
6043
6044         if (!is_valid_ether_addr(addr->sa_data))
6045                 return -EINVAL;
6046
6047         memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
6048
6049         if (!netif_running(dev))
6050                 return 0;
6051
6052         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
6053                 u32 addr0_high, addr0_low, addr1_high, addr1_low;
6054
6055                 addr0_high = tr32(MAC_ADDR_0_HIGH);
6056                 addr0_low = tr32(MAC_ADDR_0_LOW);
6057                 addr1_high = tr32(MAC_ADDR_1_HIGH);
6058                 addr1_low = tr32(MAC_ADDR_1_LOW);
6059
6060                 /* Skip MAC addr 1 if ASF is using it. */
6061                 if ((addr0_high != addr1_high || addr0_low != addr1_low) &&
6062                     !(addr1_high == 0 && addr1_low == 0))
6063                         skip_mac_1 = 1;
6064         }
6065         spin_lock_bh(&tp->lock);
6066         __tg3_set_mac_addr(tp, skip_mac_1);
6067         spin_unlock_bh(&tp->lock);
6068
6069         return err;
6070 }
6071
6072 /* tp->lock is held. */
6073 static void tg3_set_bdinfo(struct tg3 *tp, u32 bdinfo_addr,
6074                            dma_addr_t mapping, u32 maxlen_flags,
6075                            u32 nic_addr)
6076 {
6077         tg3_write_mem(tp,
6078                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
6079                       ((u64) mapping >> 32));
6080         tg3_write_mem(tp,
6081                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
6082                       ((u64) mapping & 0xffffffff));
6083         tg3_write_mem(tp,
6084                       (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
6085                        maxlen_flags);
6086
6087         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
6088                 tg3_write_mem(tp,
6089                               (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
6090                               nic_addr);
6091 }
6092
6093 static void __tg3_set_rx_mode(struct net_device *);
6094 static void __tg3_set_coalesce(struct tg3 *tp, struct ethtool_coalesce *ec)
6095 {
6096         tw32(HOSTCC_RXCOL_TICKS, ec->rx_coalesce_usecs);
6097         tw32(HOSTCC_TXCOL_TICKS, ec->tx_coalesce_usecs);
6098         tw32(HOSTCC_RXMAX_FRAMES, ec->rx_max_coalesced_frames);
6099         tw32(HOSTCC_TXMAX_FRAMES, ec->tx_max_coalesced_frames);
6100         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6101                 tw32(HOSTCC_RXCOAL_TICK_INT, ec->rx_coalesce_usecs_irq);
6102                 tw32(HOSTCC_TXCOAL_TICK_INT, ec->tx_coalesce_usecs_irq);
6103         }
6104         tw32(HOSTCC_RXCOAL_MAXF_INT, ec->rx_max_coalesced_frames_irq);
6105         tw32(HOSTCC_TXCOAL_MAXF_INT, ec->tx_max_coalesced_frames_irq);
6106         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6107                 u32 val = ec->stats_block_coalesce_usecs;
6108
6109                 if (!netif_carrier_ok(tp->dev))
6110                         val = 0;
6111
6112                 tw32(HOSTCC_STAT_COAL_TICKS, val);
6113         }
6114 }
6115
6116 /* tp->lock is held. */
6117 static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
6118 {
6119         u32 val, rdmac_mode;
6120         int i, err, limit;
6121
6122         tg3_disable_ints(tp);
6123
6124         tg3_stop_fw(tp);
6125
6126         tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
6127
6128         if (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) {
6129                 tg3_abort_hw(tp, 1);
6130         }
6131
6132         if (reset_phy)
6133                 tg3_phy_reset(tp);
6134
6135         err = tg3_chip_reset(tp);
6136         if (err)
6137                 return err;
6138
6139         tg3_write_sig_legacy(tp, RESET_KIND_INIT);
6140
6141         /* This works around an issue with Athlon chipsets on
6142          * B3 tigon3 silicon.  This bit has no effect on any
6143          * other revision.  But do not set this on PCI Express
6144          * chips.
6145          */
6146         if (!(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
6147                 tp->pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
6148         tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
6149
6150         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
6151             (tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
6152                 val = tr32(TG3PCI_PCISTATE);
6153                 val |= PCISTATE_RETRY_SAME_DMA;
6154                 tw32(TG3PCI_PCISTATE, val);
6155         }
6156
6157         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_BX) {
6158                 /* Enable some hw fixes.  */
6159                 val = tr32(TG3PCI_MSI_DATA);
6160                 val |= (1 << 26) | (1 << 28) | (1 << 29);
6161                 tw32(TG3PCI_MSI_DATA, val);
6162         }
6163
6164         /* Descriptor ring init may make accesses to the
6165          * NIC SRAM area to setup the TX descriptors, so we
6166          * can only do this after the hardware has been
6167          * successfully reset.
6168          */
6169         err = tg3_init_rings(tp);
6170         if (err)
6171                 return err;
6172
6173         /* This value is determined during the probe time DMA
6174          * engine test, tg3_test_dma.
6175          */
6176         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
6177
6178         tp->grc_mode &= ~(GRC_MODE_HOST_SENDBDS |
6179                           GRC_MODE_4X_NIC_SEND_RINGS |
6180                           GRC_MODE_NO_TX_PHDR_CSUM |
6181                           GRC_MODE_NO_RX_PHDR_CSUM);
6182         tp->grc_mode |= GRC_MODE_HOST_SENDBDS;
6183
6184         /* Pseudo-header checksum is done by hardware logic and not
6185          * the offload processers, so make the chip do the pseudo-
6186          * header checksums on receive.  For transmit it is more
6187          * convenient to do the pseudo-header checksum in software
6188          * as Linux does that on transmit for us in all cases.
6189          */
6190         tp->grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
6191
6192         tw32(GRC_MODE,
6193              tp->grc_mode |
6194              (GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP));
6195
6196         /* Setup the timer prescalar register.  Clock is always 66Mhz. */
6197         val = tr32(GRC_MISC_CFG);
6198         val &= ~0xff;
6199         val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
6200         tw32(GRC_MISC_CFG, val);
6201
6202         /* Initialize MBUF/DESC pool. */
6203         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
6204                 /* Do nothing.  */
6205         } else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) {
6206                 tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
6207                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
6208                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
6209                 else
6210                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
6211                 tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
6212                 tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
6213         }
6214         else if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
6215                 int fw_len;
6216
6217                 fw_len = (TG3_TSO5_FW_TEXT_LEN +
6218                           TG3_TSO5_FW_RODATA_LEN +
6219                           TG3_TSO5_FW_DATA_LEN +
6220                           TG3_TSO5_FW_SBSS_LEN +
6221                           TG3_TSO5_FW_BSS_LEN);
6222                 fw_len = (fw_len + (0x80 - 1)) & ~(0x80 - 1);
6223                 tw32(BUFMGR_MB_POOL_ADDR,
6224                      NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
6225                 tw32(BUFMGR_MB_POOL_SIZE,
6226                      NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
6227         }
6228
6229         if (tp->dev->mtu <= ETH_DATA_LEN) {
6230                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
6231                      tp->bufmgr_config.mbuf_read_dma_low_water);
6232                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
6233                      tp->bufmgr_config.mbuf_mac_rx_low_water);
6234                 tw32(BUFMGR_MB_HIGH_WATER,
6235                      tp->bufmgr_config.mbuf_high_water);
6236         } else {
6237                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
6238                      tp->bufmgr_config.mbuf_read_dma_low_water_jumbo);
6239                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
6240                      tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo);
6241                 tw32(BUFMGR_MB_HIGH_WATER,
6242                      tp->bufmgr_config.mbuf_high_water_jumbo);
6243         }
6244         tw32(BUFMGR_DMA_LOW_WATER,
6245              tp->bufmgr_config.dma_low_water);
6246         tw32(BUFMGR_DMA_HIGH_WATER,
6247              tp->bufmgr_config.dma_high_water);
6248
6249         tw32(BUFMGR_MODE, BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE);
6250         for (i = 0; i < 2000; i++) {
6251                 if (tr32(BUFMGR_MODE) & BUFMGR_MODE_ENABLE)
6252                         break;
6253                 udelay(10);
6254         }
6255         if (i >= 2000) {
6256                 printk(KERN_ERR PFX "tg3_reset_hw cannot enable BUFMGR for %s.\n",
6257                        tp->dev->name);
6258                 return -ENODEV;
6259         }
6260
6261         /* Setup replenish threshold. */
6262         val = tp->rx_pending / 8;
6263         if (val == 0)
6264                 val = 1;
6265         else if (val > tp->rx_std_max_post)
6266                 val = tp->rx_std_max_post;
6267         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
6268                 if (tp->pci_chip_rev_id == CHIPREV_ID_5906_A1)
6269                         tw32(ISO_PKT_TX, (tr32(ISO_PKT_TX) & ~0x3) | 0x2);
6270
6271                 if (val > (TG3_RX_INTERNAL_RING_SZ_5906 / 2))
6272                         val = TG3_RX_INTERNAL_RING_SZ_5906 / 2;
6273         }
6274
6275         tw32(RCVBDI_STD_THRESH, val);
6276
6277         /* Initialize TG3_BDINFO's at:
6278          *  RCVDBDI_STD_BD:     standard eth size rx ring
6279          *  RCVDBDI_JUMBO_BD:   jumbo frame rx ring
6280          *  RCVDBDI_MINI_BD:    small frame rx ring (??? does not work)
6281          *
6282          * like so:
6283          *  TG3_BDINFO_HOST_ADDR:       high/low parts of DMA address of ring
6284          *  TG3_BDINFO_MAXLEN_FLAGS:    (rx max buffer size << 16) |
6285          *                              ring attribute flags
6286          *  TG3_BDINFO_NIC_ADDR:        location of descriptors in nic SRAM
6287          *
6288          * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.
6289          * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.
6290          *
6291          * The size of each ring is fixed in the firmware, but the location is
6292          * configurable.
6293          */
6294         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
6295              ((u64) tp->rx_std_mapping >> 32));
6296         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
6297              ((u64) tp->rx_std_mapping & 0xffffffff));
6298         tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
6299              NIC_SRAM_RX_BUFFER_DESC);
6300
6301         /* Don't even try to program the JUMBO/MINI buffer descriptor
6302          * configs on 5705.
6303          */
6304         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
6305                 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS,
6306                      RX_STD_MAX_SIZE_5705 << BDINFO_FLAGS_MAXLEN_SHIFT);
6307         } else {
6308                 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS,
6309                      RX_STD_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT);
6310
6311                 tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
6312                      BDINFO_FLAGS_DISABLED);
6313
6314                 /* Setup replenish threshold. */
6315                 tw32(RCVBDI_JUMBO_THRESH, tp->rx_jumbo_pending / 8);
6316
6317                 if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
6318                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
6319                              ((u64) tp->rx_jumbo_mapping >> 32));
6320                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
6321                              ((u64) tp->rx_jumbo_mapping & 0xffffffff));
6322                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
6323                              RX_JUMBO_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT);
6324                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
6325                              NIC_SRAM_RX_JUMBO_BUFFER_DESC);
6326                 } else {
6327                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
6328                              BDINFO_FLAGS_DISABLED);
6329                 }
6330
6331         }
6332
6333         /* There is only one send ring on 5705/5750, no need to explicitly
6334          * disable the others.
6335          */
6336         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6337                 /* Clear out send RCB ring in SRAM. */
6338                 for (i = NIC_SRAM_SEND_RCB; i < NIC_SRAM_RCV_RET_RCB; i += TG3_BDINFO_SIZE)
6339                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
6340                                       BDINFO_FLAGS_DISABLED);
6341         }
6342
6343         tp->tx_prod = 0;
6344         tp->tx_cons = 0;
6345         tw32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
6346         tw32_tx_mbox(MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
6347
6348         tg3_set_bdinfo(tp, NIC_SRAM_SEND_RCB,
6349                        tp->tx_desc_mapping,
6350                        (TG3_TX_RING_SIZE <<
6351                         BDINFO_FLAGS_MAXLEN_SHIFT),
6352                        NIC_SRAM_TX_BUFFER_DESC);
6353
6354         /* There is only one receive return ring on 5705/5750, no need
6355          * to explicitly disable the others.
6356          */
6357         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6358                 for (i = NIC_SRAM_RCV_RET_RCB; i < NIC_SRAM_STATS_BLK;
6359                      i += TG3_BDINFO_SIZE) {
6360                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
6361                                       BDINFO_FLAGS_DISABLED);
6362                 }
6363         }
6364
6365         tp->rx_rcb_ptr = 0;
6366         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, 0);
6367
6368         tg3_set_bdinfo(tp, NIC_SRAM_RCV_RET_RCB,
6369                        tp->rx_rcb_mapping,
6370                        (TG3_RX_RCB_RING_SIZE(tp) <<
6371                         BDINFO_FLAGS_MAXLEN_SHIFT),
6372                        0);
6373
6374         tp->rx_std_ptr = tp->rx_pending;
6375         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
6376                      tp->rx_std_ptr);
6377
6378         tp->rx_jumbo_ptr = (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) ?
6379                                                 tp->rx_jumbo_pending : 0;
6380         tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
6381                      tp->rx_jumbo_ptr);
6382
6383         /* Initialize MAC address and backoff seed. */
6384         __tg3_set_mac_addr(tp, 0);
6385
6386         /* MTU + ethernet header + FCS + optional VLAN tag */
6387         tw32(MAC_RX_MTU_SIZE, tp->dev->mtu + ETH_HLEN + 8);
6388
6389         /* The slot time is changed by tg3_setup_phy if we
6390          * run at gigabit with half duplex.
6391          */
6392         tw32(MAC_TX_LENGTHS,
6393              (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
6394              (6 << TX_LENGTHS_IPG_SHIFT) |
6395              (32 << TX_LENGTHS_SLOT_TIME_SHIFT));
6396
6397         /* Receive rules. */
6398         tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
6399         tw32(RCVLPC_CONFIG, 0x0181);
6400
6401         /* Calculate RDMAC_MODE setting early, we need it to determine
6402          * the RCVLPC_STATE_ENABLE mask.
6403          */
6404         rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
6405                       RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
6406                       RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
6407                       RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
6408                       RDMAC_MODE_LNGREAD_ENAB);
6409
6410         /* If statement applies to 5705 and 5750 PCI devices only */
6411         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
6412              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
6413             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)) {
6414                 if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE &&
6415                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
6416                         rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
6417                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
6418                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788)) {
6419                         rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
6420                 }
6421         }
6422
6423         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)
6424                 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
6425
6426         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
6427                 rdmac_mode |= (1 << 27);
6428
6429         /* Receive/send statistics. */
6430         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
6431                 val = tr32(RCVLPC_STATS_ENABLE);
6432                 val &= ~RCVLPC_STATSENAB_DACK_FIX;
6433                 tw32(RCVLPC_STATS_ENABLE, val);
6434         } else if ((rdmac_mode & RDMAC_MODE_FIFO_SIZE_128) &&
6435                    (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
6436                 val = tr32(RCVLPC_STATS_ENABLE);
6437                 val &= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
6438                 tw32(RCVLPC_STATS_ENABLE, val);
6439         } else {
6440                 tw32(RCVLPC_STATS_ENABLE, 0xffffff);
6441         }
6442         tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
6443         tw32(SNDDATAI_STATSENAB, 0xffffff);
6444         tw32(SNDDATAI_STATSCTRL,
6445              (SNDDATAI_SCTRL_ENABLE |
6446               SNDDATAI_SCTRL_FASTUPD));
6447
6448         /* Setup host coalescing engine. */
6449         tw32(HOSTCC_MODE, 0);
6450         for (i = 0; i < 2000; i++) {
6451                 if (!(tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE))
6452                         break;
6453                 udelay(10);
6454         }
6455
6456         __tg3_set_coalesce(tp, &tp->coal);
6457
6458         /* set status block DMA address */
6459         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
6460              ((u64) tp->status_mapping >> 32));
6461         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
6462              ((u64) tp->status_mapping & 0xffffffff));
6463
6464         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6465                 /* Status/statistics block address.  See tg3_timer,
6466                  * the tg3_periodic_fetch_stats call there, and
6467                  * tg3_get_stats to see how this works for 5705/5750 chips.
6468                  */
6469                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
6470                      ((u64) tp->stats_mapping >> 32));
6471                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
6472                      ((u64) tp->stats_mapping & 0xffffffff));
6473                 tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
6474                 tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
6475         }
6476
6477         tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp->coalesce_mode);
6478
6479         tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
6480         tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
6481         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
6482                 tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
6483
6484         /* Clear statistics/status block in chip, and status block in ram. */
6485         for (i = NIC_SRAM_STATS_BLK;
6486              i < NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
6487              i += sizeof(u32)) {
6488                 tg3_write_mem(tp, i, 0);
6489                 udelay(40);
6490         }
6491         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
6492
6493         if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
6494                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
6495                 /* reset to prevent losing 1st rx packet intermittently */
6496                 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
6497                 udelay(10);
6498         }
6499
6500         tp->mac_mode = MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
6501                 MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE | MAC_MODE_FHDE_ENABLE;
6502         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
6503             !(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
6504             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700)
6505                 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
6506         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
6507         udelay(40);
6508
6509         /* tp->grc_local_ctrl is partially set up during tg3_get_invariants().
6510          * If TG3_FLG2_IS_NIC is zero, we should read the
6511          * register to preserve the GPIO settings for LOMs. The GPIOs,
6512          * whether used as inputs or outputs, are set by boot code after
6513          * reset.
6514          */
6515         if (!(tp->tg3_flags2 & TG3_FLG2_IS_NIC)) {
6516                 u32 gpio_mask;
6517
6518                 gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE1 |
6519                             GRC_LCLCTRL_GPIO_OE2 | GRC_LCLCTRL_GPIO_OUTPUT0 |
6520                             GRC_LCLCTRL_GPIO_OUTPUT1 | GRC_LCLCTRL_GPIO_OUTPUT2;
6521
6522                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
6523                         gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
6524                                      GRC_LCLCTRL_GPIO_OUTPUT3;
6525
6526                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
6527                         gpio_mask |= GRC_LCLCTRL_GPIO_UART_SEL;
6528
6529                 tp->grc_local_ctrl &= ~gpio_mask;
6530                 tp->grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) & gpio_mask;
6531
6532                 /* GPIO1 must be driven high for eeprom write protect */
6533                 if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT)
6534                         tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
6535                                                GRC_LCLCTRL_GPIO_OUTPUT1);
6536         }
6537         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
6538         udelay(100);
6539
6540         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0);
6541         tp->last_tag = 0;
6542
6543         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6544                 tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
6545                 udelay(40);
6546         }
6547
6548         val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
6549                WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
6550                WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
6551                WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
6552                WDMAC_MODE_LNGREAD_ENAB);
6553
6554         /* If statement applies to 5705 and 5750 PCI devices only */
6555         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
6556              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
6557             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) {
6558                 if ((tp->tg3_flags & TG3_FLG2_TSO_CAPABLE) &&
6559                     (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 ||
6560                      tp->pci_chip_rev_id == CHIPREV_ID_5705_A2)) {
6561                         /* nothing */
6562                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
6563                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
6564                            !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
6565                         val |= WDMAC_MODE_RX_ACCEL;
6566                 }
6567         }
6568
6569         /* Enable host coalescing bug fix */
6570         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755) ||
6571             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787))
6572                 val |= (1 << 29);
6573
6574         tw32_f(WDMAC_MODE, val);
6575         udelay(40);
6576
6577         if ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) != 0) {
6578                 val = tr32(TG3PCI_X_CAPS);
6579                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703) {
6580                         val &= ~PCIX_CAPS_BURST_MASK;
6581                         val |= (PCIX_CAPS_MAX_BURST_CPIOB << PCIX_CAPS_BURST_SHIFT);
6582                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
6583                         val &= ~(PCIX_CAPS_SPLIT_MASK | PCIX_CAPS_BURST_MASK);
6584                         val |= (PCIX_CAPS_MAX_BURST_CPIOB << PCIX_CAPS_BURST_SHIFT);
6585                 }
6586                 tw32(TG3PCI_X_CAPS, val);
6587         }
6588
6589         tw32_f(RDMAC_MODE, rdmac_mode);
6590         udelay(40);
6591
6592         tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
6593         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
6594                 tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
6595         tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
6596         tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
6597         tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
6598         tw32(RCVDBDI_MODE, RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ);
6599         tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
6600         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
6601                 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
6602         tw32(SNDBDI_MODE, SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE);
6603         tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
6604
6605         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0) {
6606                 err = tg3_load_5701_a0_firmware_fix(tp);
6607                 if (err)
6608                         return err;
6609         }
6610
6611         if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
6612                 err = tg3_load_tso_firmware(tp);
6613                 if (err)
6614                         return err;
6615         }
6616
6617         tp->tx_mode = TX_MODE_ENABLE;
6618         tw32_f(MAC_TX_MODE, tp->tx_mode);
6619         udelay(100);
6620
6621         tp->rx_mode = RX_MODE_ENABLE;
6622         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
6623                 tp->rx_mode |= RX_MODE_IPV6_CSUM_ENABLE;
6624
6625         tw32_f(MAC_RX_MODE, tp->rx_mode);
6626         udelay(10);
6627
6628         if (tp->link_config.phy_is_low_power) {
6629                 tp->link_config.phy_is_low_power = 0;
6630                 tp->link_config.speed = tp->link_config.orig_speed;
6631                 tp->link_config.duplex = tp->link_config.orig_duplex;
6632                 tp->link_config.autoneg = tp->link_config.orig_autoneg;
6633         }
6634
6635         tp->mi_mode = MAC_MI_MODE_BASE;
6636         tw32_f(MAC_MI_MODE, tp->mi_mode);
6637         udelay(80);
6638
6639         tw32(MAC_LED_CTRL, tp->led_ctrl);
6640
6641         tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
6642         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
6643                 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
6644                 udelay(10);
6645         }
6646         tw32_f(MAC_RX_MODE, tp->rx_mode);
6647         udelay(10);
6648
6649         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
6650                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) &&
6651                         !(tp->tg3_flags2 & TG3_FLG2_SERDES_PREEMPHASIS)) {
6652                         /* Set drive transmission level to 1.2V  */
6653                         /* only if the signal pre-emphasis bit is not set  */
6654                         val = tr32(MAC_SERDES_CFG);
6655                         val &= 0xfffff000;
6656                         val |= 0x880;
6657                         tw32(MAC_SERDES_CFG, val);
6658                 }
6659                 if (tp->pci_chip_rev_id == CHIPREV_ID_5703_A1)
6660                         tw32(MAC_SERDES_CFG, 0x616000);
6661         }
6662
6663         /* Prevent chip from dropping frames when flow control
6664          * is enabled.
6665          */
6666         tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, 2);
6667
6668         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 &&
6669             (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
6670                 /* Use hardware link auto-negotiation */
6671                 tp->tg3_flags2 |= TG3_FLG2_HW_AUTONEG;
6672         }
6673
6674         if ((tp->tg3_flags2 & TG3_FLG2_MII_SERDES) &&
6675             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714)) {
6676                 u32 tmp;
6677
6678                 tmp = tr32(SERDES_RX_CTRL);
6679                 tw32(SERDES_RX_CTRL, tmp | SERDES_RX_SIG_DETECT);
6680                 tp->grc_local_ctrl &= ~GRC_LCLCTRL_USE_EXT_SIG_DETECT;
6681                 tp->grc_local_ctrl |= GRC_LCLCTRL_USE_SIG_DETECT;
6682                 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
6683         }
6684
6685         err = tg3_setup_phy(tp, 0);
6686         if (err)
6687                 return err;
6688
6689         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
6690             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906) {
6691                 u32 tmp;
6692
6693                 /* Clear CRC stats. */
6694                 if (!tg3_readphy(tp, MII_TG3_TEST1, &tmp)) {
6695                         tg3_writephy(tp, MII_TG3_TEST1,
6696                                      tmp | MII_TG3_TEST1_CRC_EN);
6697                         tg3_readphy(tp, 0x14, &tmp);
6698                 }
6699         }
6700
6701         __tg3_set_rx_mode(tp->dev);
6702
6703         /* Initialize receive rules. */
6704         tw32(MAC_RCV_RULE_0,  0xc2000000 & RCV_RULE_DISABLE_MASK);
6705         tw32(MAC_RCV_VALUE_0, 0xffffffff & RCV_RULE_DISABLE_MASK);
6706         tw32(MAC_RCV_RULE_1,  0x86000004 & RCV_RULE_DISABLE_MASK);
6707         tw32(MAC_RCV_VALUE_1, 0xffffffff & RCV_RULE_DISABLE_MASK);
6708
6709         if ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
6710             !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
6711                 limit = 8;
6712         else
6713                 limit = 16;
6714         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF)
6715                 limit -= 4;
6716         switch (limit) {
6717         case 16:
6718                 tw32(MAC_RCV_RULE_15,  0); tw32(MAC_RCV_VALUE_15,  0);
6719         case 15:
6720                 tw32(MAC_RCV_RULE_14,  0); tw32(MAC_RCV_VALUE_14,  0);
6721         case 14:
6722                 tw32(MAC_RCV_RULE_13,  0); tw32(MAC_RCV_VALUE_13,  0);
6723         case 13:
6724                 tw32(MAC_RCV_RULE_12,  0); tw32(MAC_RCV_VALUE_12,  0);
6725         case 12:
6726                 tw32(MAC_RCV_RULE_11,  0); tw32(MAC_RCV_VALUE_11,  0);
6727         case 11:
6728                 tw32(MAC_RCV_RULE_10,  0); tw32(MAC_RCV_VALUE_10,  0);
6729         case 10:
6730                 tw32(MAC_RCV_RULE_9,  0); tw32(MAC_RCV_VALUE_9,  0);
6731         case 9:
6732                 tw32(MAC_RCV_RULE_8,  0); tw32(MAC_RCV_VALUE_8,  0);
6733         case 8:
6734                 tw32(MAC_RCV_RULE_7,  0); tw32(MAC_RCV_VALUE_7,  0);
6735         case 7:
6736                 tw32(MAC_RCV_RULE_6,  0); tw32(MAC_RCV_VALUE_6,  0);
6737         case 6:
6738                 tw32(MAC_RCV_RULE_5,  0); tw32(MAC_RCV_VALUE_5,  0);
6739         case 5:
6740                 tw32(MAC_RCV_RULE_4,  0); tw32(MAC_RCV_VALUE_4,  0);
6741         case 4:
6742                 /* tw32(MAC_RCV_RULE_3,  0); tw32(MAC_RCV_VALUE_3,  0); */
6743         case 3:
6744                 /* tw32(MAC_RCV_RULE_2,  0); tw32(MAC_RCV_VALUE_2,  0); */
6745         case 2:
6746         case 1:
6747
6748         default:
6749                 break;
6750         };
6751
6752         tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
6753
6754         return 0;
6755 }
6756
6757 /* Called at device open time to get the chip ready for
6758  * packet processing.  Invoked with tp->lock held.
6759  */
6760 static int tg3_init_hw(struct tg3 *tp, int reset_phy)
6761 {
6762         int err;
6763
6764         /* Force the chip into D0. */
6765         err = tg3_set_power_state(tp, PCI_D0);
6766         if (err)
6767                 goto out;
6768
6769         tg3_switch_clocks(tp);
6770
6771         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
6772
6773         err = tg3_reset_hw(tp, reset_phy);
6774
6775 out:
6776         return err;
6777 }
6778
6779 #define TG3_STAT_ADD32(PSTAT, REG) \
6780 do {    u32 __val = tr32(REG); \
6781         (PSTAT)->low += __val; \
6782         if ((PSTAT)->low < __val) \
6783                 (PSTAT)->high += 1; \
6784 } while (0)
6785
6786 static void tg3_periodic_fetch_stats(struct tg3 *tp)
6787 {
6788         struct tg3_hw_stats *sp = tp->hw_stats;
6789
6790         if (!netif_carrier_ok(tp->dev))
6791                 return;
6792
6793         TG3_STAT_ADD32(&sp->tx_octets, MAC_TX_STATS_OCTETS);
6794         TG3_STAT_ADD32(&sp->tx_collisions, MAC_TX_STATS_COLLISIONS);
6795         TG3_STAT_ADD32(&sp->tx_xon_sent, MAC_TX_STATS_XON_SENT);
6796         TG3_STAT_ADD32(&sp->tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
6797         TG3_STAT_ADD32(&sp->tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
6798         TG3_STAT_ADD32(&sp->tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
6799         TG3_STAT_ADD32(&sp->tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
6800         TG3_STAT_ADD32(&sp->tx_deferred, MAC_TX_STATS_DEFERRED);
6801         TG3_STAT_ADD32(&sp->tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
6802         TG3_STAT_ADD32(&sp->tx_late_collisions, MAC_TX_STATS_LATE_COL);
6803         TG3_STAT_ADD32(&sp->tx_ucast_packets, MAC_TX_STATS_UCAST);
6804         TG3_STAT_ADD32(&sp->tx_mcast_packets, MAC_TX_STATS_MCAST);
6805         TG3_STAT_ADD32(&sp->tx_bcast_packets, MAC_TX_STATS_BCAST);
6806
6807         TG3_STAT_ADD32(&sp->rx_octets, MAC_RX_STATS_OCTETS);
6808         TG3_STAT_ADD32(&sp->rx_fragments, MAC_RX_STATS_FRAGMENTS);
6809         TG3_STAT_ADD32(&sp->rx_ucast_packets, MAC_RX_STATS_UCAST);
6810         TG3_STAT_ADD32(&sp->rx_mcast_packets, MAC_RX_STATS_MCAST);
6811         TG3_STAT_ADD32(&sp->rx_bcast_packets, MAC_RX_STATS_BCAST);
6812         TG3_STAT_ADD32(&sp->rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
6813         TG3_STAT_ADD32(&sp->rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
6814         TG3_STAT_ADD32(&sp->rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
6815         TG3_STAT_ADD32(&sp->rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
6816         TG3_STAT_ADD32(&sp->rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
6817         TG3_STAT_ADD32(&sp->rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
6818         TG3_STAT_ADD32(&sp->rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
6819         TG3_STAT_ADD32(&sp->rx_jabbers, MAC_RX_STATS_JABBERS);
6820         TG3_STAT_ADD32(&sp->rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
6821
6822         TG3_STAT_ADD32(&sp->rxbds_empty, RCVLPC_NO_RCV_BD_CNT);
6823         TG3_STAT_ADD32(&sp->rx_discards, RCVLPC_IN_DISCARDS_CNT);
6824         TG3_STAT_ADD32(&sp->rx_errors, RCVLPC_IN_ERRORS_CNT);
6825 }
6826
6827 static void tg3_timer(unsigned long __opaque)
6828 {
6829         struct tg3 *tp = (struct tg3 *) __opaque;
6830
6831         if (tp->irq_sync)
6832                 goto restart_timer;
6833
6834         spin_lock(&tp->lock);
6835
6836         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
6837                 /* All of this garbage is because when using non-tagged
6838                  * IRQ status the mailbox/status_block protocol the chip
6839                  * uses with the cpu is race prone.
6840                  */
6841                 if (tp->hw_status->status & SD_STATUS_UPDATED) {
6842                         tw32(GRC_LOCAL_CTRL,
6843                              tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
6844                 } else {
6845                         tw32(HOSTCC_MODE, tp->coalesce_mode |
6846                              (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
6847                 }
6848
6849                 if (!(tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
6850                         tp->tg3_flags2 |= TG3_FLG2_RESTART_TIMER;
6851                         spin_unlock(&tp->lock);
6852                         schedule_work(&tp->reset_task);
6853                         return;
6854                 }
6855         }
6856
6857         /* This part only runs once per second. */
6858         if (!--tp->timer_counter) {
6859                 if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
6860                         tg3_periodic_fetch_stats(tp);
6861
6862                 if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
6863                         u32 mac_stat;
6864                         int phy_event;
6865
6866                         mac_stat = tr32(MAC_STATUS);
6867
6868                         phy_event = 0;
6869                         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) {
6870                                 if (mac_stat & MAC_STATUS_MI_INTERRUPT)
6871                                         phy_event = 1;
6872                         } else if (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)
6873                                 phy_event = 1;
6874
6875                         if (phy_event)
6876                                 tg3_setup_phy(tp, 0);
6877                 } else if (tp->tg3_flags & TG3_FLAG_POLL_SERDES) {
6878                         u32 mac_stat = tr32(MAC_STATUS);
6879                         int need_setup = 0;
6880
6881                         if (netif_carrier_ok(tp->dev) &&
6882                             (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)) {
6883                                 need_setup = 1;
6884                         }
6885                         if (! netif_carrier_ok(tp->dev) &&
6886                             (mac_stat & (MAC_STATUS_PCS_SYNCED |
6887                                          MAC_STATUS_SIGNAL_DET))) {
6888                                 need_setup = 1;
6889                         }
6890                         if (need_setup) {
6891                                 if (!tp->serdes_counter) {
6892                                         tw32_f(MAC_MODE,
6893                                              (tp->mac_mode &
6894                                               ~MAC_MODE_PORT_MODE_MASK));
6895                                         udelay(40);
6896                                         tw32_f(MAC_MODE, tp->mac_mode);
6897                                         udelay(40);
6898                                 }
6899                                 tg3_setup_phy(tp, 0);
6900                         }
6901                 } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
6902                         tg3_serdes_parallel_detect(tp);
6903
6904                 tp->timer_counter = tp->timer_multiplier;
6905         }
6906
6907         /* Heartbeat is only sent once every 2 seconds.
6908          *
6909          * The heartbeat is to tell the ASF firmware that the host
6910          * driver is still alive.  In the event that the OS crashes,
6911          * ASF needs to reset the hardware to free up the FIFO space
6912          * that may be filled with rx packets destined for the host.
6913          * If the FIFO is full, ASF will no longer function properly.
6914          *
6915          * Unintended resets have been reported on real time kernels
6916          * where the timer doesn't run on time.  Netpoll will also have
6917          * same problem.
6918          *
6919          * The new FWCMD_NICDRV_ALIVE3 command tells the ASF firmware
6920          * to check the ring condition when the heartbeat is expiring
6921          * before doing the reset.  This will prevent most unintended
6922          * resets.
6923          */
6924         if (!--tp->asf_counter) {
6925                 if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
6926                         u32 val;
6927
6928                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX,
6929                                       FWCMD_NICDRV_ALIVE3);
6930                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
6931                         /* 5 seconds timeout */
6932                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, 5);
6933                         val = tr32(GRC_RX_CPU_EVENT);
6934                         val |= (1 << 14);
6935                         tw32(GRC_RX_CPU_EVENT, val);
6936                 }
6937                 tp->asf_counter = tp->asf_multiplier;
6938         }
6939
6940         spin_unlock(&tp->lock);
6941
6942 restart_timer:
6943         tp->timer.expires = jiffies + tp->timer_offset;
6944         add_timer(&tp->timer);
6945 }
6946
6947 static int tg3_request_irq(struct tg3 *tp)
6948 {
6949         irq_handler_t fn;
6950         unsigned long flags;
6951         struct net_device *dev = tp->dev;
6952
6953         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6954                 fn = tg3_msi;
6955                 if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI)
6956                         fn = tg3_msi_1shot;
6957                 flags = IRQF_SAMPLE_RANDOM;
6958         } else {
6959                 fn = tg3_interrupt;
6960                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
6961                         fn = tg3_interrupt_tagged;
6962                 flags = IRQF_SHARED | IRQF_SAMPLE_RANDOM;
6963         }
6964         return (request_irq(tp->pdev->irq, fn, flags, dev->name, dev));
6965 }
6966
6967 static int tg3_test_interrupt(struct tg3 *tp)
6968 {
6969         struct net_device *dev = tp->dev;
6970         int err, i, intr_ok = 0;
6971
6972         if (!netif_running(dev))
6973                 return -ENODEV;
6974
6975         tg3_disable_ints(tp);
6976
6977         free_irq(tp->pdev->irq, dev);
6978
6979         err = request_irq(tp->pdev->irq, tg3_test_isr,
6980                           IRQF_SHARED | IRQF_SAMPLE_RANDOM, dev->name, dev);
6981         if (err)
6982                 return err;
6983
6984         tp->hw_status->status &= ~SD_STATUS_UPDATED;
6985         tg3_enable_ints(tp);
6986
6987         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
6988                HOSTCC_MODE_NOW);
6989
6990         for (i = 0; i < 5; i++) {
6991                 u32 int_mbox, misc_host_ctrl;
6992
6993                 int_mbox = tr32_mailbox(MAILBOX_INTERRUPT_0 +
6994                                         TG3_64BIT_REG_LOW);
6995                 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
6996
6997                 if ((int_mbox != 0) ||
6998                     (misc_host_ctrl & MISC_HOST_CTRL_MASK_PCI_INT)) {
6999                         intr_ok = 1;
7000                         break;
7001                 }
7002
7003                 msleep(10);
7004         }
7005
7006         tg3_disable_ints(tp);
7007
7008         free_irq(tp->pdev->irq, dev);
7009
7010         err = tg3_request_irq(tp);
7011
7012         if (err)
7013                 return err;
7014
7015         if (intr_ok)
7016                 return 0;
7017
7018         return -EIO;
7019 }
7020
7021 /* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is
7022  * successfully restored
7023  */
7024 static int tg3_test_msi(struct tg3 *tp)
7025 {
7026         struct net_device *dev = tp->dev;
7027         int err;
7028         u16 pci_cmd;
7029
7030         if (!(tp->tg3_flags2 & TG3_FLG2_USING_MSI))
7031                 return 0;
7032
7033         /* Turn off SERR reporting in case MSI terminates with Master
7034          * Abort.
7035          */
7036         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
7037         pci_write_config_word(tp->pdev, PCI_COMMAND,
7038                               pci_cmd & ~PCI_COMMAND_SERR);
7039
7040         err = tg3_test_interrupt(tp);
7041
7042         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
7043
7044         if (!err)
7045                 return 0;
7046
7047         /* other failures */
7048         if (err != -EIO)
7049                 return err;
7050
7051         /* MSI test failed, go back to INTx mode */
7052         printk(KERN_WARNING PFX "%s: No interrupt was generated using MSI, "
7053                "switching to INTx mode. Please report this failure to "
7054                "the PCI maintainer and include system chipset information.\n",
7055                        tp->dev->name);
7056
7057         free_irq(tp->pdev->irq, dev);
7058         pci_disable_msi(tp->pdev);
7059
7060         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7061
7062         err = tg3_request_irq(tp);
7063         if (err)
7064                 return err;
7065
7066         /* Need to reset the chip because the MSI cycle may have terminated
7067          * with Master Abort.
7068          */
7069         tg3_full_lock(tp, 1);
7070
7071         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7072         err = tg3_init_hw(tp, 1);
7073
7074         tg3_full_unlock(tp);
7075
7076         if (err)
7077                 free_irq(tp->pdev->irq, dev);
7078
7079         return err;
7080 }
7081
7082 static int tg3_open(struct net_device *dev)
7083 {
7084         struct tg3 *tp = netdev_priv(dev);
7085         int err;
7086
7087         netif_carrier_off(tp->dev);
7088
7089         tg3_full_lock(tp, 0);
7090
7091         err = tg3_set_power_state(tp, PCI_D0);
7092         if (err) {
7093                 tg3_full_unlock(tp);
7094                 return err;
7095         }
7096
7097         tg3_disable_ints(tp);
7098         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
7099
7100         tg3_full_unlock(tp);
7101
7102         /* The placement of this call is tied
7103          * to the setup and use of Host TX descriptors.
7104          */
7105         err = tg3_alloc_consistent(tp);
7106         if (err)
7107                 return err;
7108
7109         if (tp->tg3_flags & TG3_FLAG_SUPPORT_MSI) {
7110                 /* All MSI supporting chips should support tagged
7111                  * status.  Assert that this is the case.
7112                  */
7113                 if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
7114                         printk(KERN_WARNING PFX "%s: MSI without TAGGED? "
7115                                "Not using MSI.\n", tp->dev->name);
7116                 } else if (pci_enable_msi(tp->pdev) == 0) {
7117                         u32 msi_mode;
7118
7119                         /* Hardware bug - MSI won't work if INTX disabled. */
7120                         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
7121                                 pci_intx(tp->pdev, 1);
7122
7123                         msi_mode = tr32(MSGINT_MODE);
7124                         tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
7125                         tp->tg3_flags2 |= TG3_FLG2_USING_MSI;
7126                 }
7127         }
7128         err = tg3_request_irq(tp);
7129
7130         if (err) {
7131                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7132                         pci_disable_msi(tp->pdev);
7133                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7134                 }
7135                 tg3_free_consistent(tp);
7136                 return err;
7137         }
7138
7139         napi_enable(&tp->napi);
7140
7141         tg3_full_lock(tp, 0);
7142
7143         err = tg3_init_hw(tp, 1);
7144         if (err) {
7145                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7146                 tg3_free_rings(tp);
7147         } else {
7148                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
7149                         tp->timer_offset = HZ;
7150                 else
7151                         tp->timer_offset = HZ / 10;
7152
7153                 BUG_ON(tp->timer_offset > HZ);
7154                 tp->timer_counter = tp->timer_multiplier =
7155                         (HZ / tp->timer_offset);
7156                 tp->asf_counter = tp->asf_multiplier =
7157                         ((HZ / tp->timer_offset) * 2);
7158
7159                 init_timer(&tp->timer);
7160                 tp->timer.expires = jiffies + tp->timer_offset;
7161                 tp->timer.data = (unsigned long) tp;
7162                 tp->timer.function = tg3_timer;
7163         }
7164
7165         tg3_full_unlock(tp);
7166
7167         if (err) {
7168                 napi_disable(&tp->napi);
7169                 free_irq(tp->pdev->irq, dev);
7170                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7171                         pci_disable_msi(tp->pdev);
7172                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7173                 }
7174                 tg3_free_consistent(tp);
7175                 return err;
7176         }
7177
7178         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7179                 err = tg3_test_msi(tp);
7180
7181                 if (err) {
7182                         tg3_full_lock(tp, 0);
7183
7184                         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7185                                 pci_disable_msi(tp->pdev);
7186                                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7187                         }
7188                         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7189                         tg3_free_rings(tp);
7190                         tg3_free_consistent(tp);
7191
7192                         tg3_full_unlock(tp);
7193
7194                         napi_disable(&tp->napi);
7195
7196                         return err;
7197                 }
7198
7199                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7200                         if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI) {
7201                                 u32 val = tr32(PCIE_TRANSACTION_CFG);
7202
7203                                 tw32(PCIE_TRANSACTION_CFG,
7204                                      val | PCIE_TRANS_CFG_1SHOT_MSI);
7205                         }
7206                 }
7207         }
7208
7209         tg3_full_lock(tp, 0);
7210
7211         add_timer(&tp->timer);
7212         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
7213         tg3_enable_ints(tp);
7214
7215         tg3_full_unlock(tp);
7216
7217         netif_start_queue(dev);
7218
7219         return 0;
7220 }
7221
7222 #if 0
7223 /*static*/ void tg3_dump_state(struct tg3 *tp)
7224 {
7225         u32 val32, val32_2, val32_3, val32_4, val32_5;
7226         u16 val16;
7227         int i;
7228
7229         pci_read_config_word(tp->pdev, PCI_STATUS, &val16);
7230         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE, &val32);
7231         printk("DEBUG: PCI status [%04x] TG3PCI state[%08x]\n",
7232                val16, val32);
7233
7234         /* MAC block */
7235         printk("DEBUG: MAC_MODE[%08x] MAC_STATUS[%08x]\n",
7236                tr32(MAC_MODE), tr32(MAC_STATUS));
7237         printk("       MAC_EVENT[%08x] MAC_LED_CTRL[%08x]\n",
7238                tr32(MAC_EVENT), tr32(MAC_LED_CTRL));
7239         printk("DEBUG: MAC_TX_MODE[%08x] MAC_TX_STATUS[%08x]\n",
7240                tr32(MAC_TX_MODE), tr32(MAC_TX_STATUS));
7241         printk("       MAC_RX_MODE[%08x] MAC_RX_STATUS[%08x]\n",
7242                tr32(MAC_RX_MODE), tr32(MAC_RX_STATUS));
7243
7244         /* Send data initiator control block */
7245         printk("DEBUG: SNDDATAI_MODE[%08x] SNDDATAI_STATUS[%08x]\n",
7246                tr32(SNDDATAI_MODE), tr32(SNDDATAI_STATUS));
7247         printk("       SNDDATAI_STATSCTRL[%08x]\n",
7248                tr32(SNDDATAI_STATSCTRL));
7249
7250         /* Send data completion control block */
7251         printk("DEBUG: SNDDATAC_MODE[%08x]\n", tr32(SNDDATAC_MODE));
7252
7253         /* Send BD ring selector block */
7254         printk("DEBUG: SNDBDS_MODE[%08x] SNDBDS_STATUS[%08x]\n",
7255                tr32(SNDBDS_MODE), tr32(SNDBDS_STATUS));
7256
7257         /* Send BD initiator control block */
7258         printk("DEBUG: SNDBDI_MODE[%08x] SNDBDI_STATUS[%08x]\n",
7259                tr32(SNDBDI_MODE), tr32(SNDBDI_STATUS));
7260
7261         /* Send BD completion control block */
7262         printk("DEBUG: SNDBDC_MODE[%08x]\n", tr32(SNDBDC_MODE));
7263
7264         /* Receive list placement control block */
7265         printk("DEBUG: RCVLPC_MODE[%08x] RCVLPC_STATUS[%08x]\n",
7266                tr32(RCVLPC_MODE), tr32(RCVLPC_STATUS));
7267         printk("       RCVLPC_STATSCTRL[%08x]\n",
7268                tr32(RCVLPC_STATSCTRL));
7269
7270         /* Receive data and receive BD initiator control block */
7271         printk("DEBUG: RCVDBDI_MODE[%08x] RCVDBDI_STATUS[%08x]\n",
7272                tr32(RCVDBDI_MODE), tr32(RCVDBDI_STATUS));
7273
7274         /* Receive data completion control block */
7275         printk("DEBUG: RCVDCC_MODE[%08x]\n",
7276                tr32(RCVDCC_MODE));
7277
7278         /* Receive BD initiator control block */
7279         printk("DEBUG: RCVBDI_MODE[%08x] RCVBDI_STATUS[%08x]\n",
7280                tr32(RCVBDI_MODE), tr32(RCVBDI_STATUS));
7281
7282         /* Receive BD completion control block */
7283         printk("DEBUG: RCVCC_MODE[%08x] RCVCC_STATUS[%08x]\n",
7284                tr32(RCVCC_MODE), tr32(RCVCC_STATUS));
7285
7286         /* Receive list selector control block */
7287         printk("DEBUG: RCVLSC_MODE[%08x] RCVLSC_STATUS[%08x]\n",
7288                tr32(RCVLSC_MODE), tr32(RCVLSC_STATUS));
7289
7290         /* Mbuf cluster free block */
7291         printk("DEBUG: MBFREE_MODE[%08x] MBFREE_STATUS[%08x]\n",
7292                tr32(MBFREE_MODE), tr32(MBFREE_STATUS));
7293
7294         /* Host coalescing control block */
7295         printk("DEBUG: HOSTCC_MODE[%08x] HOSTCC_STATUS[%08x]\n",
7296                tr32(HOSTCC_MODE), tr32(HOSTCC_STATUS));
7297         printk("DEBUG: HOSTCC_STATS_BLK_HOST_ADDR[%08x%08x]\n",
7298                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
7299                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
7300         printk("DEBUG: HOSTCC_STATUS_BLK_HOST_ADDR[%08x%08x]\n",
7301                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
7302                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
7303         printk("DEBUG: HOSTCC_STATS_BLK_NIC_ADDR[%08x]\n",
7304                tr32(HOSTCC_STATS_BLK_NIC_ADDR));
7305         printk("DEBUG: HOSTCC_STATUS_BLK_NIC_ADDR[%08x]\n",
7306                tr32(HOSTCC_STATUS_BLK_NIC_ADDR));
7307
7308         /* Memory arbiter control block */
7309         printk("DEBUG: MEMARB_MODE[%08x] MEMARB_STATUS[%08x]\n",
7310                tr32(MEMARB_MODE), tr32(MEMARB_STATUS));
7311
7312         /* Buffer manager control block */
7313         printk("DEBUG: BUFMGR_MODE[%08x] BUFMGR_STATUS[%08x]\n",
7314                tr32(BUFMGR_MODE), tr32(BUFMGR_STATUS));
7315         printk("DEBUG: BUFMGR_MB_POOL_ADDR[%08x] BUFMGR_MB_POOL_SIZE[%08x]\n",
7316                tr32(BUFMGR_MB_POOL_ADDR), tr32(BUFMGR_MB_POOL_SIZE));
7317         printk("DEBUG: BUFMGR_DMA_DESC_POOL_ADDR[%08x] "
7318                "BUFMGR_DMA_DESC_POOL_SIZE[%08x]\n",
7319                tr32(BUFMGR_DMA_DESC_POOL_ADDR),
7320                tr32(BUFMGR_DMA_DESC_POOL_SIZE));
7321
7322         /* Read DMA control block */
7323         printk("DEBUG: RDMAC_MODE[%08x] RDMAC_STATUS[%08x]\n",
7324                tr32(RDMAC_MODE), tr32(RDMAC_STATUS));
7325
7326         /* Write DMA control block */
7327         printk("DEBUG: WDMAC_MODE[%08x] WDMAC_STATUS[%08x]\n",
7328                tr32(WDMAC_MODE), tr32(WDMAC_STATUS));
7329
7330         /* DMA completion block */
7331         printk("DEBUG: DMAC_MODE[%08x]\n",
7332                tr32(DMAC_MODE));
7333
7334         /* GRC block */
7335         printk("DEBUG: GRC_MODE[%08x] GRC_MISC_CFG[%08x]\n",
7336                tr32(GRC_MODE), tr32(GRC_MISC_CFG));
7337         printk("DEBUG: GRC_LOCAL_CTRL[%08x]\n",
7338                tr32(GRC_LOCAL_CTRL));
7339
7340         /* TG3_BDINFOs */
7341         printk("DEBUG: RCVDBDI_JUMBO_BD[%08x%08x:%08x:%08x]\n",
7342                tr32(RCVDBDI_JUMBO_BD + 0x0),
7343                tr32(RCVDBDI_JUMBO_BD + 0x4),
7344                tr32(RCVDBDI_JUMBO_BD + 0x8),
7345                tr32(RCVDBDI_JUMBO_BD + 0xc));
7346         printk("DEBUG: RCVDBDI_STD_BD[%08x%08x:%08x:%08x]\n",
7347                tr32(RCVDBDI_STD_BD + 0x0),
7348                tr32(RCVDBDI_STD_BD + 0x4),
7349                tr32(RCVDBDI_STD_BD + 0x8),
7350                tr32(RCVDBDI_STD_BD + 0xc));
7351         printk("DEBUG: RCVDBDI_MINI_BD[%08x%08x:%08x:%08x]\n",
7352                tr32(RCVDBDI_MINI_BD + 0x0),
7353                tr32(RCVDBDI_MINI_BD + 0x4),
7354                tr32(RCVDBDI_MINI_BD + 0x8),
7355                tr32(RCVDBDI_MINI_BD + 0xc));
7356
7357         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x0, &val32);
7358         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x4, &val32_2);
7359         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x8, &val32_3);
7360         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0xc, &val32_4);
7361         printk("DEBUG: SRAM_SEND_RCB_0[%08x%08x:%08x:%08x]\n",
7362                val32, val32_2, val32_3, val32_4);
7363
7364         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x0, &val32);
7365         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x4, &val32_2);
7366         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x8, &val32_3);
7367         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0xc, &val32_4);
7368         printk("DEBUG: SRAM_RCV_RET_RCB_0[%08x%08x:%08x:%08x]\n",
7369                val32, val32_2, val32_3, val32_4);
7370
7371         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x0, &val32);
7372         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x4, &val32_2);
7373         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x8, &val32_3);
7374         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0xc, &val32_4);
7375         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x10, &val32_5);
7376         printk("DEBUG: SRAM_STATUS_BLK[%08x:%08x:%08x:%08x:%08x]\n",
7377                val32, val32_2, val32_3, val32_4, val32_5);
7378
7379         /* SW status block */
7380         printk("DEBUG: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n",
7381                tp->hw_status->status,
7382                tp->hw_status->status_tag,
7383                tp->hw_status->rx_jumbo_consumer,
7384                tp->hw_status->rx_consumer,
7385                tp->hw_status->rx_mini_consumer,
7386                tp->hw_status->idx[0].rx_producer,
7387                tp->hw_status->idx[0].tx_consumer);
7388
7389         /* SW statistics block */
7390         printk("DEBUG: Host statistics block [%08x:%08x:%08x:%08x]\n",
7391                ((u32 *)tp->hw_stats)[0],
7392                ((u32 *)tp->hw_stats)[1],
7393                ((u32 *)tp->hw_stats)[2],
7394                ((u32 *)tp->hw_stats)[3]);
7395
7396         /* Mailboxes */
7397         printk("DEBUG: SNDHOST_PROD[%08x%08x] SNDNIC_PROD[%08x%08x]\n",
7398                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x0),
7399                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x4),
7400                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x0),
7401                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x4));
7402
7403         /* NIC side send descriptors. */
7404         for (i = 0; i < 6; i++) {
7405                 unsigned long txd;
7406
7407                 txd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_TX_BUFFER_DESC
7408                         + (i * sizeof(struct tg3_tx_buffer_desc));
7409                 printk("DEBUG: NIC TXD(%d)[%08x:%08x:%08x:%08x]\n",
7410                        i,
7411                        readl(txd + 0x0), readl(txd + 0x4),
7412                        readl(txd + 0x8), readl(txd + 0xc));
7413         }
7414
7415         /* NIC side RX descriptors. */
7416         for (i = 0; i < 6; i++) {
7417                 unsigned long rxd;
7418
7419                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_BUFFER_DESC
7420                         + (i * sizeof(struct tg3_rx_buffer_desc));
7421                 printk("DEBUG: NIC RXD_STD(%d)[0][%08x:%08x:%08x:%08x]\n",
7422                        i,
7423                        readl(rxd + 0x0), readl(rxd + 0x4),
7424                        readl(rxd + 0x8), readl(rxd + 0xc));
7425                 rxd += (4 * sizeof(u32));
7426                 printk("DEBUG: NIC RXD_STD(%d)[1][%08x:%08x:%08x:%08x]\n",
7427                        i,
7428                        readl(rxd + 0x0), readl(rxd + 0x4),
7429                        readl(rxd + 0x8), readl(rxd + 0xc));
7430         }
7431
7432         for (i = 0; i < 6; i++) {
7433                 unsigned long rxd;
7434
7435                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_JUMBO_BUFFER_DESC
7436                         + (i * sizeof(struct tg3_rx_buffer_desc));
7437                 printk("DEBUG: NIC RXD_JUMBO(%d)[0][%08x:%08x:%08x:%08x]\n",
7438                        i,
7439                        readl(rxd + 0x0), readl(rxd + 0x4),
7440                        readl(rxd + 0x8), readl(rxd + 0xc));
7441                 rxd += (4 * sizeof(u32));
7442                 printk("DEBUG: NIC RXD_JUMBO(%d)[1][%08x:%08x:%08x:%08x]\n",
7443                        i,
7444                        readl(rxd + 0x0), readl(rxd + 0x4),
7445                        readl(rxd + 0x8), readl(rxd + 0xc));
7446         }
7447 }
7448 #endif
7449
7450 static struct net_device_stats *tg3_get_stats(struct net_device *);
7451 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *);
7452
7453 static int tg3_close(struct net_device *dev)
7454 {
7455         struct tg3 *tp = netdev_priv(dev);
7456
7457         napi_disable(&tp->napi);
7458         cancel_work_sync(&tp->reset_task);
7459
7460         netif_stop_queue(dev);
7461
7462         del_timer_sync(&tp->timer);
7463
7464         tg3_full_lock(tp, 1);
7465 #if 0
7466         tg3_dump_state(tp);
7467 #endif
7468
7469         tg3_disable_ints(tp);
7470
7471         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7472         tg3_free_rings(tp);
7473         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
7474
7475         tg3_full_unlock(tp);
7476
7477         free_irq(tp->pdev->irq, dev);
7478         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7479                 pci_disable_msi(tp->pdev);
7480                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7481         }
7482
7483         memcpy(&tp->net_stats_prev, tg3_get_stats(tp->dev),
7484                sizeof(tp->net_stats_prev));
7485         memcpy(&tp->estats_prev, tg3_get_estats(tp),
7486                sizeof(tp->estats_prev));
7487
7488         tg3_free_consistent(tp);
7489
7490         tg3_set_power_state(tp, PCI_D3hot);
7491
7492         netif_carrier_off(tp->dev);
7493
7494         return 0;
7495 }
7496
7497 static inline unsigned long get_stat64(tg3_stat64_t *val)
7498 {
7499         unsigned long ret;
7500
7501 #if (BITS_PER_LONG == 32)
7502         ret = val->low;
7503 #else
7504         ret = ((u64)val->high << 32) | ((u64)val->low);
7505 #endif
7506         return ret;
7507 }
7508
7509 static unsigned long calc_crc_errors(struct tg3 *tp)
7510 {
7511         struct tg3_hw_stats *hw_stats = tp->hw_stats;
7512
7513         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
7514             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
7515              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
7516                 u32 val;
7517
7518                 spin_lock_bh(&tp->lock);
7519                 if (!tg3_readphy(tp, MII_TG3_TEST1, &val)) {
7520                         tg3_writephy(tp, MII_TG3_TEST1,
7521                                      val | MII_TG3_TEST1_CRC_EN);
7522                         tg3_readphy(tp, 0x14, &val);
7523                 } else
7524                         val = 0;
7525                 spin_unlock_bh(&tp->lock);
7526
7527                 tp->phy_crc_errors += val;
7528
7529                 return tp->phy_crc_errors;
7530         }
7531
7532         return get_stat64(&hw_stats->rx_fcs_errors);
7533 }
7534
7535 #define ESTAT_ADD(member) \
7536         estats->member =        old_estats->member + \
7537                                 get_stat64(&hw_stats->member)
7538
7539 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *tp)
7540 {
7541         struct tg3_ethtool_stats *estats = &tp->estats;
7542         struct tg3_ethtool_stats *old_estats = &tp->estats_prev;
7543         struct tg3_hw_stats *hw_stats = tp->hw_stats;
7544
7545         if (!hw_stats)
7546                 return old_estats;
7547
7548         ESTAT_ADD(rx_octets);
7549         ESTAT_ADD(rx_fragments);
7550         ESTAT_ADD(rx_ucast_packets);
7551         ESTAT_ADD(rx_mcast_packets);
7552         ESTAT_ADD(rx_bcast_packets);
7553         ESTAT_ADD(rx_fcs_errors);
7554         ESTAT_ADD(rx_align_errors);
7555         ESTAT_ADD(rx_xon_pause_rcvd);
7556         ESTAT_ADD(rx_xoff_pause_rcvd);
7557         ESTAT_ADD(rx_mac_ctrl_rcvd);
7558         ESTAT_ADD(rx_xoff_entered);
7559         ESTAT_ADD(rx_frame_too_long_errors);
7560         ESTAT_ADD(rx_jabbers);
7561         ESTAT_ADD(rx_undersize_packets);
7562         ESTAT_ADD(rx_in_length_errors);
7563         ESTAT_ADD(rx_out_length_errors);
7564         ESTAT_ADD(rx_64_or_less_octet_packets);
7565         ESTAT_ADD(rx_65_to_127_octet_packets);
7566         ESTAT_ADD(rx_128_to_255_octet_packets);
7567         ESTAT_ADD(rx_256_to_511_octet_packets);
7568         ESTAT_ADD(rx_512_to_1023_octet_packets);
7569         ESTAT_ADD(rx_1024_to_1522_octet_packets);
7570         ESTAT_ADD(rx_1523_to_2047_octet_packets);
7571         ESTAT_ADD(rx_2048_to_4095_octet_packets);
7572         ESTAT_ADD(rx_4096_to_8191_octet_packets);
7573         ESTAT_ADD(rx_8192_to_9022_octet_packets);
7574
7575         ESTAT_ADD(tx_octets);
7576         ESTAT_ADD(tx_collisions);
7577         ESTAT_ADD(tx_xon_sent);
7578         ESTAT_ADD(tx_xoff_sent);
7579         ESTAT_ADD(tx_flow_control);
7580         ESTAT_ADD(tx_mac_errors);
7581         ESTAT_ADD(tx_single_collisions);
7582         ESTAT_ADD(tx_mult_collisions);
7583         ESTAT_ADD(tx_deferred);
7584         ESTAT_ADD(tx_excessive_collisions);
7585         ESTAT_ADD(tx_late_collisions);
7586         ESTAT_ADD(tx_collide_2times);
7587         ESTAT_ADD(tx_collide_3times);
7588         ESTAT_ADD(tx_collide_4times);
7589         ESTAT_ADD(tx_collide_5times);
7590         ESTAT_ADD(tx_collide_6times);
7591         ESTAT_ADD(tx_collide_7times);
7592         ESTAT_ADD(tx_collide_8times);
7593         ESTAT_ADD(tx_collide_9times);
7594         ESTAT_ADD(tx_collide_10times);
7595         ESTAT_ADD(tx_collide_11times);
7596         ESTAT_ADD(tx_collide_12times);
7597         ESTAT_ADD(tx_collide_13times);
7598         ESTAT_ADD(tx_collide_14times);
7599         ESTAT_ADD(tx_collide_15times);
7600         ESTAT_ADD(tx_ucast_packets);
7601         ESTAT_ADD(tx_mcast_packets);
7602         ESTAT_ADD(tx_bcast_packets);
7603         ESTAT_ADD(tx_carrier_sense_errors);
7604         ESTAT_ADD(tx_discards);
7605         ESTAT_ADD(tx_errors);
7606
7607         ESTAT_ADD(dma_writeq_full);
7608         ESTAT_ADD(dma_write_prioq_full);
7609         ESTAT_ADD(rxbds_empty);
7610         ESTAT_ADD(rx_discards);
7611         ESTAT_ADD(rx_errors);
7612         ESTAT_ADD(rx_threshold_hit);
7613
7614         ESTAT_ADD(dma_readq_full);
7615         ESTAT_ADD(dma_read_prioq_full);
7616         ESTAT_ADD(tx_comp_queue_full);
7617
7618         ESTAT_ADD(ring_set_send_prod_index);
7619         ESTAT_ADD(ring_status_update);
7620         ESTAT_ADD(nic_irqs);
7621         ESTAT_ADD(nic_avoided_irqs);
7622         ESTAT_ADD(nic_tx_threshold_hit);
7623
7624         return estats;
7625 }
7626
7627 static struct net_device_stats *tg3_get_stats(struct net_device *dev)
7628 {
7629         struct tg3 *tp = netdev_priv(dev);
7630         struct net_device_stats *stats = &tp->net_stats;
7631         struct net_device_stats *old_stats = &tp->net_stats_prev;
7632         struct tg3_hw_stats *hw_stats = tp->hw_stats;
7633
7634         if (!hw_stats)
7635                 return old_stats;
7636
7637         stats->rx_packets = old_stats->rx_packets +
7638                 get_stat64(&hw_stats->rx_ucast_packets) +
7639                 get_stat64(&hw_stats->rx_mcast_packets) +
7640                 get_stat64(&hw_stats->rx_bcast_packets);
7641
7642         stats->tx_packets = old_stats->tx_packets +
7643                 get_stat64(&hw_stats->tx_ucast_packets) +
7644                 get_stat64(&hw_stats->tx_mcast_packets) +
7645                 get_stat64(&hw_stats->tx_bcast_packets);
7646
7647         stats->rx_bytes = old_stats->rx_bytes +
7648                 get_stat64(&hw_stats->rx_octets);
7649         stats->tx_bytes = old_stats->tx_bytes +
7650                 get_stat64(&hw_stats->tx_octets);
7651
7652         stats->rx_errors = old_stats->rx_errors +
7653                 get_stat64(&hw_stats->rx_errors);
7654         stats->tx_errors = old_stats->tx_errors +
7655                 get_stat64(&hw_stats->tx_errors) +
7656                 get_stat64(&hw_stats->tx_mac_errors) +
7657                 get_stat64(&hw_stats->tx_carrier_sense_errors) +
7658                 get_stat64(&hw_stats->tx_discards);
7659
7660         stats->multicast = old_stats->multicast +
7661                 get_stat64(&hw_stats->rx_mcast_packets);
7662         stats->collisions = old_stats->collisions +
7663                 get_stat64(&hw_stats->tx_collisions);
7664
7665         stats->rx_length_errors = old_stats->rx_length_errors +
7666                 get_stat64(&hw_stats->rx_frame_too_long_errors) +
7667                 get_stat64(&hw_stats->rx_undersize_packets);
7668
7669         stats->rx_over_errors = old_stats->rx_over_errors +
7670                 get_stat64(&hw_stats->rxbds_empty);
7671         stats->rx_frame_errors = old_stats->rx_frame_errors +
7672                 get_stat64(&hw_stats->rx_align_errors);
7673         stats->tx_aborted_errors = old_stats->tx_aborted_errors +
7674                 get_stat64(&hw_stats->tx_discards);
7675         stats->tx_carrier_errors = old_stats->tx_carrier_errors +
7676                 get_stat64(&hw_stats->tx_carrier_sense_errors);
7677
7678         stats->rx_crc_errors = old_stats->rx_crc_errors +
7679                 calc_crc_errors(tp);
7680
7681         stats->rx_missed_errors = old_stats->rx_missed_errors +
7682                 get_stat64(&hw_stats->rx_discards);
7683
7684         return stats;
7685 }
7686
7687 static inline u32 calc_crc(unsigned char *buf, int len)
7688 {
7689         u32 reg;
7690         u32 tmp;
7691         int j, k;
7692
7693         reg = 0xffffffff;
7694
7695         for (j = 0; j < len; j++) {
7696                 reg ^= buf[j];
7697
7698                 for (k = 0; k < 8; k++) {
7699                         tmp = reg & 0x01;
7700
7701                         reg >>= 1;
7702
7703                         if (tmp) {
7704                                 reg ^= 0xedb88320;
7705                         }
7706                 }
7707         }
7708
7709         return ~reg;
7710 }
7711
7712 static void tg3_set_multi(struct tg3 *tp, unsigned int accept_all)
7713 {
7714         /* accept or reject all multicast frames */
7715         tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
7716         tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
7717         tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
7718         tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
7719 }
7720
7721 static void __tg3_set_rx_mode(struct net_device *dev)
7722 {
7723         struct tg3 *tp = netdev_priv(dev);
7724         u32 rx_mode;
7725
7726         rx_mode = tp->rx_mode & ~(RX_MODE_PROMISC |
7727                                   RX_MODE_KEEP_VLAN_TAG);
7728
7729         /* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG
7730          * flag clear.
7731          */
7732 #if TG3_VLAN_TAG_USED
7733         if (!tp->vlgrp &&
7734             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
7735                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
7736 #else
7737         /* By definition, VLAN is disabled always in this
7738          * case.
7739          */
7740         if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
7741                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
7742 #endif
7743
7744         if (dev->flags & IFF_PROMISC) {
7745                 /* Promiscuous mode. */
7746                 rx_mode |= RX_MODE_PROMISC;
7747         } else if (dev->flags & IFF_ALLMULTI) {
7748                 /* Accept all multicast. */
7749                 tg3_set_multi (tp, 1);
7750         } else if (dev->mc_count < 1) {
7751                 /* Reject all multicast. */
7752                 tg3_set_multi (tp, 0);
7753         } else {
7754                 /* Accept one or more multicast(s). */
7755                 struct dev_mc_list *mclist;
7756                 unsigned int i;
7757                 u32 mc_filter[4] = { 0, };
7758                 u32 regidx;
7759                 u32 bit;
7760                 u32 crc;
7761
7762                 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
7763                      i++, mclist = mclist->next) {
7764
7765                         crc = calc_crc (mclist->dmi_addr, ETH_ALEN);
7766                         bit = ~crc & 0x7f;
7767                         regidx = (bit & 0x60) >> 5;
7768                         bit &= 0x1f;
7769                         mc_filter[regidx] |= (1 << bit);
7770                 }
7771
7772                 tw32(MAC_HASH_REG_0, mc_filter[0]);
7773                 tw32(MAC_HASH_REG_1, mc_filter[1]);
7774                 tw32(MAC_HASH_REG_2, mc_filter[2]);
7775                 tw32(MAC_HASH_REG_3, mc_filter[3]);
7776         }
7777
7778         if (rx_mode != tp->rx_mode) {
7779                 tp->rx_mode = rx_mode;
7780                 tw32_f(MAC_RX_MODE, rx_mode);
7781                 udelay(10);
7782         }
7783 }
7784
7785 static void tg3_set_rx_mode(struct net_device *dev)
7786 {
7787         struct tg3 *tp = netdev_priv(dev);
7788
7789         if (!netif_running(dev))
7790                 return;
7791
7792         tg3_full_lock(tp, 0);
7793         __tg3_set_rx_mode(dev);
7794         tg3_full_unlock(tp);
7795 }
7796
7797 #define TG3_REGDUMP_LEN         (32 * 1024)
7798
7799 static int tg3_get_regs_len(struct net_device *dev)
7800 {
7801         return TG3_REGDUMP_LEN;
7802 }
7803
7804 static void tg3_get_regs(struct net_device *dev,
7805                 struct ethtool_regs *regs, void *_p)
7806 {
7807         u32 *p = _p;
7808         struct tg3 *tp = netdev_priv(dev);
7809         u8 *orig_p = _p;
7810         int i;
7811
7812         regs->version = 0;
7813
7814         memset(p, 0, TG3_REGDUMP_LEN);
7815
7816         if (tp->link_config.phy_is_low_power)
7817                 return;
7818
7819         tg3_full_lock(tp, 0);
7820
7821 #define __GET_REG32(reg)        (*(p)++ = tr32(reg))
7822 #define GET_REG32_LOOP(base,len)                \
7823 do {    p = (u32 *)(orig_p + (base));           \
7824         for (i = 0; i < len; i += 4)            \
7825                 __GET_REG32((base) + i);        \
7826 } while (0)
7827 #define GET_REG32_1(reg)                        \
7828 do {    p = (u32 *)(orig_p + (reg));            \
7829         __GET_REG32((reg));                     \
7830 } while (0)
7831
7832         GET_REG32_LOOP(TG3PCI_VENDOR, 0xb0);
7833         GET_REG32_LOOP(MAILBOX_INTERRUPT_0, 0x200);
7834         GET_REG32_LOOP(MAC_MODE, 0x4f0);
7835         GET_REG32_LOOP(SNDDATAI_MODE, 0xe0);
7836         GET_REG32_1(SNDDATAC_MODE);
7837         GET_REG32_LOOP(SNDBDS_MODE, 0x80);
7838         GET_REG32_LOOP(SNDBDI_MODE, 0x48);
7839         GET_REG32_1(SNDBDC_MODE);
7840         GET_REG32_LOOP(RCVLPC_MODE, 0x20);
7841         GET_REG32_LOOP(RCVLPC_SELLST_BASE, 0x15c);
7842         GET_REG32_LOOP(RCVDBDI_MODE, 0x0c);
7843         GET_REG32_LOOP(RCVDBDI_JUMBO_BD, 0x3c);
7844         GET_REG32_LOOP(RCVDBDI_BD_PROD_IDX_0, 0x44);
7845         GET_REG32_1(RCVDCC_MODE);
7846         GET_REG32_LOOP(RCVBDI_MODE, 0x20);
7847         GET_REG32_LOOP(RCVCC_MODE, 0x14);
7848         GET_REG32_LOOP(RCVLSC_MODE, 0x08);
7849         GET_REG32_1(MBFREE_MODE);
7850         GET_REG32_LOOP(HOSTCC_MODE, 0x100);
7851         GET_REG32_LOOP(MEMARB_MODE, 0x10);
7852         GET_REG32_LOOP(BUFMGR_MODE, 0x58);
7853         GET_REG32_LOOP(RDMAC_MODE, 0x08);
7854         GET_REG32_LOOP(WDMAC_MODE, 0x08);
7855         GET_REG32_1(RX_CPU_MODE);
7856         GET_REG32_1(RX_CPU_STATE);
7857         GET_REG32_1(RX_CPU_PGMCTR);
7858         GET_REG32_1(RX_CPU_HWBKPT);
7859         GET_REG32_1(TX_CPU_MODE);
7860         GET_REG32_1(TX_CPU_STATE);
7861         GET_REG32_1(TX_CPU_PGMCTR);
7862         GET_REG32_LOOP(GRCMBOX_INTERRUPT_0, 0x110);
7863         GET_REG32_LOOP(FTQ_RESET, 0x120);
7864         GET_REG32_LOOP(MSGINT_MODE, 0x0c);
7865         GET_REG32_1(DMAC_MODE);
7866         GET_REG32_LOOP(GRC_MODE, 0x4c);
7867         if (tp->tg3_flags & TG3_FLAG_NVRAM)
7868                 GET_REG32_LOOP(NVRAM_CMD, 0x24);
7869
7870 #undef __GET_REG32
7871 #undef GET_REG32_LOOP
7872 #undef GET_REG32_1
7873
7874         tg3_full_unlock(tp);
7875 }
7876
7877 static int tg3_get_eeprom_len(struct net_device *dev)
7878 {
7879         struct tg3 *tp = netdev_priv(dev);
7880
7881         return tp->nvram_size;
7882 }
7883
7884 static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val);
7885 static int tg3_nvram_read_swab(struct tg3 *tp, u32 offset, u32 *val);
7886
7887 static int tg3_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
7888 {
7889         struct tg3 *tp = netdev_priv(dev);
7890         int ret;
7891         u8  *pd;
7892         u32 i, offset, len, val, b_offset, b_count;
7893
7894         if (tp->link_config.phy_is_low_power)
7895                 return -EAGAIN;
7896
7897         offset = eeprom->offset;
7898         len = eeprom->len;
7899         eeprom->len = 0;
7900
7901         eeprom->magic = TG3_EEPROM_MAGIC;
7902
7903         if (offset & 3) {
7904                 /* adjustments to start on required 4 byte boundary */
7905                 b_offset = offset & 3;
7906                 b_count = 4 - b_offset;
7907                 if (b_count > len) {
7908                         /* i.e. offset=1 len=2 */
7909                         b_count = len;
7910                 }
7911                 ret = tg3_nvram_read(tp, offset-b_offset, &val);
7912                 if (ret)
7913                         return ret;
7914                 val = cpu_to_le32(val);
7915                 memcpy(data, ((char*)&val) + b_offset, b_count);
7916                 len -= b_count;
7917                 offset += b_count;
7918                 eeprom->len += b_count;
7919         }
7920
7921         /* read bytes upto the last 4 byte boundary */
7922         pd = &data[eeprom->len];
7923         for (i = 0; i < (len - (len & 3)); i += 4) {
7924                 ret = tg3_nvram_read(tp, offset + i, &val);
7925                 if (ret) {
7926                         eeprom->len += i;
7927                         return ret;
7928                 }
7929                 val = cpu_to_le32(val);
7930                 memcpy(pd + i, &val, 4);
7931         }
7932         eeprom->len += i;
7933
7934         if (len & 3) {
7935                 /* read last bytes not ending on 4 byte boundary */
7936                 pd = &data[eeprom->len];
7937                 b_count = len & 3;
7938                 b_offset = offset + len - b_count;
7939                 ret = tg3_nvram_read(tp, b_offset, &val);
7940                 if (ret)
7941                         return ret;
7942                 val = cpu_to_le32(val);
7943                 memcpy(pd, ((char*)&val), b_count);
7944                 eeprom->len += b_count;
7945         }
7946         return 0;
7947 }
7948
7949 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf);
7950
7951 static int tg3_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
7952 {
7953         struct tg3 *tp = netdev_priv(dev);
7954         int ret;
7955         u32 offset, len, b_offset, odd_len, start, end;
7956         u8 *buf;
7957
7958         if (tp->link_config.phy_is_low_power)
7959                 return -EAGAIN;
7960
7961         if (eeprom->magic != TG3_EEPROM_MAGIC)
7962                 return -EINVAL;
7963
7964         offset = eeprom->offset;
7965         len = eeprom->len;
7966
7967         if ((b_offset = (offset & 3))) {
7968                 /* adjustments to start on required 4 byte boundary */
7969                 ret = tg3_nvram_read(tp, offset-b_offset, &start);
7970                 if (ret)
7971                         return ret;
7972                 start = cpu_to_le32(start);
7973                 len += b_offset;
7974                 offset &= ~3;
7975                 if (len < 4)
7976                         len = 4;
7977         }
7978
7979         odd_len = 0;
7980         if (len & 3) {
7981                 /* adjustments to end on required 4 byte boundary */
7982                 odd_len = 1;
7983                 len = (len + 3) & ~3;
7984                 ret = tg3_nvram_read(tp, offset+len-4, &end);
7985                 if (ret)
7986                         return ret;
7987                 end = cpu_to_le32(end);
7988         }
7989
7990         buf = data;
7991         if (b_offset || odd_len) {
7992                 buf = kmalloc(len, GFP_KERNEL);
7993                 if (!buf)
7994                         return -ENOMEM;
7995                 if (b_offset)
7996                         memcpy(buf, &start, 4);
7997                 if (odd_len)
7998                         memcpy(buf+len-4, &end, 4);
7999                 memcpy(buf + b_offset, data, eeprom->len);
8000         }
8001
8002         ret = tg3_nvram_write_block(tp, offset, len, buf);
8003
8004         if (buf != data)
8005                 kfree(buf);
8006
8007         return ret;
8008 }
8009
8010 static int tg3_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
8011 {
8012         struct tg3 *tp = netdev_priv(dev);
8013
8014         cmd->supported = (SUPPORTED_Autoneg);
8015
8016         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
8017                 cmd->supported |= (SUPPORTED_1000baseT_Half |
8018                                    SUPPORTED_1000baseT_Full);
8019
8020         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)) {
8021                 cmd->supported |= (SUPPORTED_100baseT_Half |
8022                                   SUPPORTED_100baseT_Full |
8023                                   SUPPORTED_10baseT_Half |
8024                                   SUPPORTED_10baseT_Full |
8025                                   SUPPORTED_MII);
8026                 cmd->port = PORT_TP;
8027         } else {
8028                 cmd->supported |= SUPPORTED_FIBRE;
8029                 cmd->port = PORT_FIBRE;
8030         }
8031
8032         cmd->advertising = tp->link_config.advertising;
8033         if (netif_running(dev)) {
8034                 cmd->speed = tp->link_config.active_speed;
8035                 cmd->duplex = tp->link_config.active_duplex;
8036         }
8037         cmd->phy_address = PHY_ADDR;
8038         cmd->transceiver = 0;
8039         cmd->autoneg = tp->link_config.autoneg;
8040         cmd->maxtxpkt = 0;
8041         cmd->maxrxpkt = 0;
8042         return 0;
8043 }
8044
8045 static int tg3_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
8046 {
8047         struct tg3 *tp = netdev_priv(dev);
8048
8049         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) {
8050                 /* These are the only valid advertisement bits allowed.  */
8051                 if (cmd->autoneg == AUTONEG_ENABLE &&
8052                     (cmd->advertising & ~(ADVERTISED_1000baseT_Half |
8053                                           ADVERTISED_1000baseT_Full |
8054                                           ADVERTISED_Autoneg |
8055                                           ADVERTISED_FIBRE)))
8056                         return -EINVAL;
8057                 /* Fiber can only do SPEED_1000.  */
8058                 else if ((cmd->autoneg != AUTONEG_ENABLE) &&
8059                          (cmd->speed != SPEED_1000))
8060                         return -EINVAL;
8061         /* Copper cannot force SPEED_1000.  */
8062         } else if ((cmd->autoneg != AUTONEG_ENABLE) &&
8063                    (cmd->speed == SPEED_1000))
8064                 return -EINVAL;
8065         else if ((cmd->speed == SPEED_1000) &&
8066                  (tp->tg3_flags2 & TG3_FLAG_10_100_ONLY))
8067                 return -EINVAL;
8068
8069         tg3_full_lock(tp, 0);
8070
8071         tp->link_config.autoneg = cmd->autoneg;
8072         if (cmd->autoneg == AUTONEG_ENABLE) {
8073                 tp->link_config.advertising = cmd->advertising;
8074                 tp->link_config.speed = SPEED_INVALID;
8075                 tp->link_config.duplex = DUPLEX_INVALID;
8076         } else {
8077                 tp->link_config.advertising = 0;
8078                 tp->link_config.speed = cmd->speed;
8079                 tp->link_config.duplex = cmd->duplex;
8080         }
8081
8082         tp->link_config.orig_speed = tp->link_config.speed;
8083         tp->link_config.orig_duplex = tp->link_config.duplex;
8084         tp->link_config.orig_autoneg = tp->link_config.autoneg;
8085
8086         if (netif_running(dev))
8087                 tg3_setup_phy(tp, 1);
8088
8089         tg3_full_unlock(tp);
8090
8091         return 0;
8092 }
8093
8094 static void tg3_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
8095 {
8096         struct tg3 *tp = netdev_priv(dev);
8097
8098         strcpy(info->driver, DRV_MODULE_NAME);
8099         strcpy(info->version, DRV_MODULE_VERSION);
8100         strcpy(info->fw_version, tp->fw_ver);
8101         strcpy(info->bus_info, pci_name(tp->pdev));
8102 }
8103
8104 static void tg3_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
8105 {
8106         struct tg3 *tp = netdev_priv(dev);
8107
8108         if (tp->tg3_flags & TG3_FLAG_WOL_CAP)
8109                 wol->supported = WAKE_MAGIC;
8110         else
8111                 wol->supported = 0;
8112         wol->wolopts = 0;
8113         if (tp->tg3_flags & TG3_FLAG_WOL_ENABLE)
8114                 wol->wolopts = WAKE_MAGIC;
8115         memset(&wol->sopass, 0, sizeof(wol->sopass));
8116 }
8117
8118 static int tg3_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
8119 {
8120         struct tg3 *tp = netdev_priv(dev);
8121
8122         if (wol->wolopts & ~WAKE_MAGIC)
8123                 return -EINVAL;
8124         if ((wol->wolopts & WAKE_MAGIC) &&
8125             !(tp->tg3_flags & TG3_FLAG_WOL_CAP))
8126                 return -EINVAL;
8127
8128         spin_lock_bh(&tp->lock);
8129         if (wol->wolopts & WAKE_MAGIC)
8130                 tp->tg3_flags |= TG3_FLAG_WOL_ENABLE;
8131         else
8132                 tp->tg3_flags &= ~TG3_FLAG_WOL_ENABLE;
8133         spin_unlock_bh(&tp->lock);
8134
8135         return 0;
8136 }
8137
8138 static u32 tg3_get_msglevel(struct net_device *dev)
8139 {
8140         struct tg3 *tp = netdev_priv(dev);
8141         return tp->msg_enable;
8142 }
8143
8144 static void tg3_set_msglevel(struct net_device *dev, u32 value)
8145 {
8146         struct tg3 *tp = netdev_priv(dev);
8147         tp->msg_enable = value;
8148 }
8149
8150 static int tg3_set_tso(struct net_device *dev, u32 value)
8151 {
8152         struct tg3 *tp = netdev_priv(dev);
8153
8154         if (!(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
8155                 if (value)
8156                         return -EINVAL;
8157                 return 0;
8158         }
8159         if ((tp->tg3_flags2 & TG3_FLG2_HW_TSO_2) &&
8160             (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906)) {
8161                 if (value)
8162                         dev->features |= NETIF_F_TSO6;
8163                 else
8164                         dev->features &= ~NETIF_F_TSO6;
8165         }
8166         return ethtool_op_set_tso(dev, value);
8167 }
8168
8169 static int tg3_nway_reset(struct net_device *dev)
8170 {
8171         struct tg3 *tp = netdev_priv(dev);
8172         u32 bmcr;
8173         int r;
8174
8175         if (!netif_running(dev))
8176                 return -EAGAIN;
8177
8178         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
8179                 return -EINVAL;
8180
8181         spin_lock_bh(&tp->lock);
8182         r = -EINVAL;
8183         tg3_readphy(tp, MII_BMCR, &bmcr);
8184         if (!tg3_readphy(tp, MII_BMCR, &bmcr) &&
8185             ((bmcr & BMCR_ANENABLE) ||
8186              (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT))) {
8187                 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART |
8188                                            BMCR_ANENABLE);
8189                 r = 0;
8190         }
8191         spin_unlock_bh(&tp->lock);
8192
8193         return r;
8194 }
8195
8196 static void tg3_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
8197 {
8198         struct tg3 *tp = netdev_priv(dev);
8199
8200         ering->rx_max_pending = TG3_RX_RING_SIZE - 1;
8201         ering->rx_mini_max_pending = 0;
8202         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE)
8203                 ering->rx_jumbo_max_pending = TG3_RX_JUMBO_RING_SIZE - 1;
8204         else
8205                 ering->rx_jumbo_max_pending = 0;
8206
8207         ering->tx_max_pending = TG3_TX_RING_SIZE - 1;
8208
8209         ering->rx_pending = tp->rx_pending;
8210         ering->rx_mini_pending = 0;
8211         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE)
8212                 ering->rx_jumbo_pending = tp->rx_jumbo_pending;
8213         else
8214                 ering->rx_jumbo_pending = 0;
8215
8216         ering->tx_pending = tp->tx_pending;
8217 }
8218
8219 static int tg3_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
8220 {
8221         struct tg3 *tp = netdev_priv(dev);
8222         int irq_sync = 0, err = 0;
8223
8224         if ((ering->rx_pending > TG3_RX_RING_SIZE - 1) ||
8225             (ering->rx_jumbo_pending > TG3_RX_JUMBO_RING_SIZE - 1) ||
8226             (ering->tx_pending > TG3_TX_RING_SIZE - 1) ||
8227             (ering->tx_pending <= MAX_SKB_FRAGS) ||
8228             ((tp->tg3_flags2 & TG3_FLG2_TSO_BUG) &&
8229              (ering->tx_pending <= (MAX_SKB_FRAGS * 3))))
8230                 return -EINVAL;
8231
8232         if (netif_running(dev)) {
8233                 tg3_netif_stop(tp);
8234                 irq_sync = 1;
8235         }
8236
8237         tg3_full_lock(tp, irq_sync);
8238
8239         tp->rx_pending = ering->rx_pending;
8240
8241         if ((tp->tg3_flags2 & TG3_FLG2_MAX_RXPEND_64) &&
8242             tp->rx_pending > 63)
8243                 tp->rx_pending = 63;
8244         tp->rx_jumbo_pending = ering->rx_jumbo_pending;
8245         tp->tx_pending = ering->tx_pending;
8246
8247         if (netif_running(dev)) {
8248                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
8249                 err = tg3_restart_hw(tp, 1);
8250                 if (!err)
8251                         tg3_netif_start(tp);
8252         }
8253
8254         tg3_full_unlock(tp);
8255
8256         return err;
8257 }
8258
8259 static void tg3_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
8260 {
8261         struct tg3 *tp = netdev_priv(dev);
8262
8263         epause->autoneg = (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG) != 0;
8264         epause->rx_pause = (tp->tg3_flags & TG3_FLAG_RX_PAUSE) != 0;
8265         epause->tx_pause = (tp->tg3_flags & TG3_FLAG_TX_PAUSE) != 0;
8266 }
8267
8268 static int tg3_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
8269 {
8270         struct tg3 *tp = netdev_priv(dev);
8271         int irq_sync = 0, err = 0;
8272
8273         if (netif_running(dev)) {
8274                 tg3_netif_stop(tp);
8275                 irq_sync = 1;
8276         }
8277
8278         tg3_full_lock(tp, irq_sync);
8279
8280         if (epause->autoneg)
8281                 tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
8282         else
8283                 tp->tg3_flags &= ~TG3_FLAG_PAUSE_AUTONEG;
8284         if (epause->rx_pause)
8285                 tp->tg3_flags |= TG3_FLAG_RX_PAUSE;
8286         else
8287                 tp->tg3_flags &= ~TG3_FLAG_RX_PAUSE;
8288         if (epause->tx_pause)
8289                 tp->tg3_flags |= TG3_FLAG_TX_PAUSE;
8290         else
8291                 tp->tg3_flags &= ~TG3_FLAG_TX_PAUSE;
8292
8293         if (netif_running(dev)) {
8294                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
8295                 err = tg3_restart_hw(tp, 1);
8296                 if (!err)
8297                         tg3_netif_start(tp);
8298         }
8299
8300         tg3_full_unlock(tp);
8301
8302         return err;
8303 }
8304
8305 static u32 tg3_get_rx_csum(struct net_device *dev)
8306 {
8307         struct tg3 *tp = netdev_priv(dev);
8308         return (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0;
8309 }
8310
8311 static int tg3_set_rx_csum(struct net_device *dev, u32 data)
8312 {
8313         struct tg3 *tp = netdev_priv(dev);
8314
8315         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
8316                 if (data != 0)
8317                         return -EINVAL;
8318                 return 0;
8319         }
8320
8321         spin_lock_bh(&tp->lock);
8322         if (data)
8323                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
8324         else
8325                 tp->tg3_flags &= ~TG3_FLAG_RX_CHECKSUMS;
8326         spin_unlock_bh(&tp->lock);
8327
8328         return 0;
8329 }
8330
8331 static int tg3_set_tx_csum(struct net_device *dev, u32 data)
8332 {
8333         struct tg3 *tp = netdev_priv(dev);
8334
8335         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
8336                 if (data != 0)
8337                         return -EINVAL;
8338                 return 0;
8339         }
8340
8341         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
8342             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787)
8343                 ethtool_op_set_tx_ipv6_csum(dev, data);
8344         else
8345                 ethtool_op_set_tx_csum(dev, data);
8346
8347         return 0;
8348 }
8349
8350 static int tg3_get_sset_count (struct net_device *dev, int sset)
8351 {
8352         switch (sset) {
8353         case ETH_SS_TEST:
8354                 return TG3_NUM_TEST;
8355         case ETH_SS_STATS:
8356                 return TG3_NUM_STATS;
8357         default:
8358                 return -EOPNOTSUPP;
8359         }
8360 }
8361
8362 static void tg3_get_strings (struct net_device *dev, u32 stringset, u8 *buf)
8363 {
8364         switch (stringset) {
8365         case ETH_SS_STATS:
8366                 memcpy(buf, &ethtool_stats_keys, sizeof(ethtool_stats_keys));
8367                 break;
8368         case ETH_SS_TEST:
8369                 memcpy(buf, &ethtool_test_keys, sizeof(ethtool_test_keys));
8370                 break;
8371         default:
8372                 WARN_ON(1);     /* we need a WARN() */
8373                 break;
8374         }
8375 }
8376
8377 static int tg3_phys_id(struct net_device *dev, u32 data)
8378 {
8379         struct tg3 *tp = netdev_priv(dev);
8380         int i;
8381
8382         if (!netif_running(tp->dev))
8383                 return -EAGAIN;
8384
8385         if (data == 0)
8386                 data = 2;
8387
8388         for (i = 0; i < (data * 2); i++) {
8389                 if ((i % 2) == 0)
8390                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
8391                                            LED_CTRL_1000MBPS_ON |
8392                                            LED_CTRL_100MBPS_ON |
8393                                            LED_CTRL_10MBPS_ON |
8394                                            LED_CTRL_TRAFFIC_OVERRIDE |
8395                                            LED_CTRL_TRAFFIC_BLINK |
8396                                            LED_CTRL_TRAFFIC_LED);
8397
8398                 else
8399                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
8400                                            LED_CTRL_TRAFFIC_OVERRIDE);
8401
8402                 if (msleep_interruptible(500))
8403                         break;
8404         }
8405         tw32(MAC_LED_CTRL, tp->led_ctrl);
8406         return 0;
8407 }
8408
8409 static void tg3_get_ethtool_stats (struct net_device *dev,
8410                                    struct ethtool_stats *estats, u64 *tmp_stats)
8411 {
8412         struct tg3 *tp = netdev_priv(dev);
8413         memcpy(tmp_stats, tg3_get_estats(tp), sizeof(tp->estats));
8414 }
8415
8416 #define NVRAM_TEST_SIZE 0x100
8417 #define NVRAM_SELFBOOT_FORMAT1_SIZE 0x14
8418 #define NVRAM_SELFBOOT_HW_SIZE 0x20
8419 #define NVRAM_SELFBOOT_DATA_SIZE 0x1c
8420
8421 static int tg3_test_nvram(struct tg3 *tp)
8422 {
8423         u32 *buf, csum, magic;
8424         int i, j, k, err = 0, size;
8425
8426         if (tg3_nvram_read_swab(tp, 0, &magic) != 0)
8427                 return -EIO;
8428
8429         if (magic == TG3_EEPROM_MAGIC)
8430                 size = NVRAM_TEST_SIZE;
8431         else if ((magic & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW) {
8432                 if ((magic & 0xe00000) == 0x200000)
8433                         size = NVRAM_SELFBOOT_FORMAT1_SIZE;
8434                 else
8435                         return 0;
8436         } else if ((magic & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
8437                 size = NVRAM_SELFBOOT_HW_SIZE;
8438         else
8439                 return -EIO;
8440
8441         buf = kmalloc(size, GFP_KERNEL);
8442         if (buf == NULL)
8443                 return -ENOMEM;
8444
8445         err = -EIO;
8446         for (i = 0, j = 0; i < size; i += 4, j++) {
8447                 u32 val;
8448
8449                 if ((err = tg3_nvram_read(tp, i, &val)) != 0)
8450                         break;
8451                 buf[j] = cpu_to_le32(val);
8452         }
8453         if (i < size)
8454                 goto out;
8455
8456         /* Selfboot format */
8457         if ((cpu_to_be32(buf[0]) & TG3_EEPROM_MAGIC_FW_MSK) ==
8458             TG3_EEPROM_MAGIC_FW) {
8459                 u8 *buf8 = (u8 *) buf, csum8 = 0;
8460
8461                 for (i = 0; i < size; i++)
8462                         csum8 += buf8[i];
8463
8464                 if (csum8 == 0) {
8465                         err = 0;
8466                         goto out;
8467                 }
8468
8469                 err = -EIO;
8470                 goto out;
8471         }
8472
8473         if ((cpu_to_be32(buf[0]) & TG3_EEPROM_MAGIC_HW_MSK) ==
8474             TG3_EEPROM_MAGIC_HW) {
8475                 u8 data[NVRAM_SELFBOOT_DATA_SIZE];
8476                 u8 parity[NVRAM_SELFBOOT_DATA_SIZE];
8477                 u8 *buf8 = (u8 *) buf;
8478
8479                 /* Separate the parity bits and the data bytes.  */
8480                 for (i = 0, j = 0, k = 0; i < NVRAM_SELFBOOT_HW_SIZE; i++) {
8481                         if ((i == 0) || (i == 8)) {
8482                                 int l;
8483                                 u8 msk;
8484
8485                                 for (l = 0, msk = 0x80; l < 7; l++, msk >>= 1)
8486                                         parity[k++] = buf8[i] & msk;
8487                                 i++;
8488                         }
8489                         else if (i == 16) {
8490                                 int l;
8491                                 u8 msk;
8492
8493                                 for (l = 0, msk = 0x20; l < 6; l++, msk >>= 1)
8494                                         parity[k++] = buf8[i] & msk;
8495                                 i++;
8496
8497                                 for (l = 0, msk = 0x80; l < 8; l++, msk >>= 1)
8498                                         parity[k++] = buf8[i] & msk;
8499                                 i++;
8500                         }
8501                         data[j++] = buf8[i];
8502                 }
8503
8504                 err = -EIO;
8505                 for (i = 0; i < NVRAM_SELFBOOT_DATA_SIZE; i++) {
8506                         u8 hw8 = hweight8(data[i]);
8507
8508                         if ((hw8 & 0x1) && parity[i])
8509                                 goto out;
8510                         else if (!(hw8 & 0x1) && !parity[i])
8511                                 goto out;
8512                 }
8513                 err = 0;
8514                 goto out;
8515         }
8516
8517         /* Bootstrap checksum at offset 0x10 */
8518         csum = calc_crc((unsigned char *) buf, 0x10);
8519         if(csum != cpu_to_le32(buf[0x10/4]))
8520                 goto out;
8521
8522         /* Manufacturing block starts at offset 0x74, checksum at 0xfc */
8523         csum = calc_crc((unsigned char *) &buf[0x74/4], 0x88);
8524         if (csum != cpu_to_le32(buf[0xfc/4]))
8525                  goto out;
8526
8527         err = 0;
8528
8529 out:
8530         kfree(buf);
8531         return err;
8532 }
8533
8534 #define TG3_SERDES_TIMEOUT_SEC  2
8535 #define TG3_COPPER_TIMEOUT_SEC  6
8536
8537 static int tg3_test_link(struct tg3 *tp)
8538 {
8539         int i, max;
8540
8541         if (!netif_running(tp->dev))
8542                 return -ENODEV;
8543
8544         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
8545                 max = TG3_SERDES_TIMEOUT_SEC;
8546         else
8547                 max = TG3_COPPER_TIMEOUT_SEC;
8548
8549         for (i = 0; i < max; i++) {
8550                 if (netif_carrier_ok(tp->dev))
8551                         return 0;
8552
8553                 if (msleep_interruptible(1000))
8554                         break;
8555         }
8556
8557         return -EIO;
8558 }
8559
8560 /* Only test the commonly used registers */
8561 static int tg3_test_registers(struct tg3 *tp)
8562 {
8563         int i, is_5705, is_5750;
8564         u32 offset, read_mask, write_mask, val, save_val, read_val;
8565         static struct {
8566                 u16 offset;
8567                 u16 flags;
8568 #define TG3_FL_5705     0x1
8569 #define TG3_FL_NOT_5705 0x2
8570 #define TG3_FL_NOT_5788 0x4
8571 #define TG3_FL_NOT_5750 0x8
8572                 u32 read_mask;
8573                 u32 write_mask;
8574         } reg_tbl[] = {
8575                 /* MAC Control Registers */
8576                 { MAC_MODE, TG3_FL_NOT_5705,
8577                         0x00000000, 0x00ef6f8c },
8578                 { MAC_MODE, TG3_FL_5705,
8579                         0x00000000, 0x01ef6b8c },
8580                 { MAC_STATUS, TG3_FL_NOT_5705,
8581                         0x03800107, 0x00000000 },
8582                 { MAC_STATUS, TG3_FL_5705,
8583                         0x03800100, 0x00000000 },
8584                 { MAC_ADDR_0_HIGH, 0x0000,
8585                         0x00000000, 0x0000ffff },
8586                 { MAC_ADDR_0_LOW, 0x0000,
8587                         0x00000000, 0xffffffff },
8588                 { MAC_RX_MTU_SIZE, 0x0000,
8589                         0x00000000, 0x0000ffff },
8590                 { MAC_TX_MODE, 0x0000,
8591                         0x00000000, 0x00000070 },
8592                 { MAC_TX_LENGTHS, 0x0000,
8593                         0x00000000, 0x00003fff },
8594                 { MAC_RX_MODE, TG3_FL_NOT_5705,
8595                         0x00000000, 0x000007fc },
8596                 { MAC_RX_MODE, TG3_FL_5705,
8597                         0x00000000, 0x000007dc },
8598                 { MAC_HASH_REG_0, 0x0000,
8599                         0x00000000, 0xffffffff },
8600                 { MAC_HASH_REG_1, 0x0000,
8601                         0x00000000, 0xffffffff },
8602                 { MAC_HASH_REG_2, 0x0000,
8603                         0x00000000, 0xffffffff },
8604                 { MAC_HASH_REG_3, 0x0000,
8605                         0x00000000, 0xffffffff },
8606
8607                 /* Receive Data and Receive BD Initiator Control Registers. */
8608                 { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
8609                         0x00000000, 0xffffffff },
8610                 { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
8611                         0x00000000, 0xffffffff },
8612                 { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
8613                         0x00000000, 0x00000003 },
8614                 { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
8615                         0x00000000, 0xffffffff },
8616                 { RCVDBDI_STD_BD+0, 0x0000,
8617                         0x00000000, 0xffffffff },
8618                 { RCVDBDI_STD_BD+4, 0x0000,
8619                         0x00000000, 0xffffffff },
8620                 { RCVDBDI_STD_BD+8, 0x0000,
8621                         0x00000000, 0xffff0002 },
8622                 { RCVDBDI_STD_BD+0xc, 0x0000,
8623                         0x00000000, 0xffffffff },
8624
8625                 /* Receive BD Initiator Control Registers. */
8626                 { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
8627                         0x00000000, 0xffffffff },
8628                 { RCVBDI_STD_THRESH, TG3_FL_5705,
8629                         0x00000000, 0x000003ff },
8630                 { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
8631                         0x00000000, 0xffffffff },
8632
8633                 /* Host Coalescing Control Registers. */
8634                 { HOSTCC_MODE, TG3_FL_NOT_5705,
8635                         0x00000000, 0x00000004 },
8636                 { HOSTCC_MODE, TG3_FL_5705,
8637                         0x00000000, 0x000000f6 },
8638                 { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
8639                         0x00000000, 0xffffffff },
8640                 { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
8641                         0x00000000, 0x000003ff },
8642                 { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
8643                         0x00000000, 0xffffffff },
8644                 { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
8645                         0x00000000, 0x000003ff },
8646                 { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
8647                         0x00000000, 0xffffffff },
8648                 { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
8649                         0x00000000, 0x000000ff },
8650                 { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
8651                         0x00000000, 0xffffffff },
8652                 { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
8653                         0x00000000, 0x000000ff },
8654                 { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
8655                         0x00000000, 0xffffffff },
8656                 { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
8657                         0x00000000, 0xffffffff },
8658                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
8659                         0x00000000, 0xffffffff },
8660                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
8661                         0x00000000, 0x000000ff },
8662                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
8663                         0x00000000, 0xffffffff },
8664                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
8665                         0x00000000, 0x000000ff },
8666                 { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
8667                         0x00000000, 0xffffffff },
8668                 { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
8669                         0x00000000, 0xffffffff },
8670                 { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
8671                         0x00000000, 0xffffffff },
8672                 { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
8673                         0x00000000, 0xffffffff },
8674                 { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
8675                         0x00000000, 0xffffffff },
8676                 { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
8677                         0xffffffff, 0x00000000 },
8678                 { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
8679                         0xffffffff, 0x00000000 },
8680
8681                 /* Buffer Manager Control Registers. */
8682                 { BUFMGR_MB_POOL_ADDR, TG3_FL_NOT_5750,
8683                         0x00000000, 0x007fff80 },
8684                 { BUFMGR_MB_POOL_SIZE, TG3_FL_NOT_5750,
8685                         0x00000000, 0x007fffff },
8686                 { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
8687                         0x00000000, 0x0000003f },
8688                 { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
8689                         0x00000000, 0x000001ff },
8690                 { BUFMGR_MB_HIGH_WATER, 0x0000,
8691                         0x00000000, 0x000001ff },
8692                 { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
8693                         0xffffffff, 0x00000000 },
8694                 { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
8695                         0xffffffff, 0x00000000 },
8696
8697                 /* Mailbox Registers */
8698                 { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
8699                         0x00000000, 0x000001ff },
8700                 { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
8701                         0x00000000, 0x000001ff },
8702                 { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
8703                         0x00000000, 0x000007ff },
8704                 { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
8705                         0x00000000, 0x000001ff },
8706
8707                 { 0xffff, 0x0000, 0x00000000, 0x00000000 },
8708         };
8709
8710         is_5705 = is_5750 = 0;
8711         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
8712                 is_5705 = 1;
8713                 if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
8714                         is_5750 = 1;
8715         }
8716
8717         for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
8718                 if (is_5705 && (reg_tbl[i].flags & TG3_FL_NOT_5705))
8719                         continue;
8720
8721                 if (!is_5705 && (reg_tbl[i].flags & TG3_FL_5705))
8722                         continue;
8723
8724                 if ((tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
8725                     (reg_tbl[i].flags & TG3_FL_NOT_5788))
8726                         continue;
8727
8728                 if (is_5750 && (reg_tbl[i].flags & TG3_FL_NOT_5750))
8729                         continue;
8730
8731                 offset = (u32) reg_tbl[i].offset;
8732                 read_mask = reg_tbl[i].read_mask;
8733                 write_mask = reg_tbl[i].write_mask;
8734
8735                 /* Save the original register content */
8736                 save_val = tr32(offset);
8737
8738                 /* Determine the read-only value. */
8739                 read_val = save_val & read_mask;
8740
8741                 /* Write zero to the register, then make sure the read-only bits
8742                  * are not changed and the read/write bits are all zeros.
8743                  */
8744                 tw32(offset, 0);
8745
8746                 val = tr32(offset);
8747
8748                 /* Test the read-only and read/write bits. */
8749                 if (((val & read_mask) != read_val) || (val & write_mask))
8750                         goto out;
8751
8752                 /* Write ones to all the bits defined by RdMask and WrMask, then
8753                  * make sure the read-only bits are not changed and the
8754                  * read/write bits are all ones.
8755                  */
8756                 tw32(offset, read_mask | write_mask);
8757
8758                 val = tr32(offset);
8759
8760                 /* Test the read-only bits. */
8761                 if ((val & read_mask) != read_val)
8762                         goto out;
8763
8764                 /* Test the read/write bits. */
8765                 if ((val & write_mask) != write_mask)
8766                         goto out;
8767
8768                 tw32(offset, save_val);
8769         }
8770
8771         return 0;
8772
8773 out:
8774         if (netif_msg_hw(tp))
8775                 printk(KERN_ERR PFX "Register test failed at offset %x\n",
8776                        offset);
8777         tw32(offset, save_val);
8778         return -EIO;
8779 }
8780
8781 static int tg3_do_mem_test(struct tg3 *tp, u32 offset, u32 len)
8782 {
8783         static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
8784         int i;
8785         u32 j;
8786
8787         for (i = 0; i < sizeof(test_pattern)/sizeof(u32); i++) {
8788                 for (j = 0; j < len; j += 4) {
8789                         u32 val;
8790
8791                         tg3_write_mem(tp, offset + j, test_pattern[i]);
8792                         tg3_read_mem(tp, offset + j, &val);
8793                         if (val != test_pattern[i])
8794                                 return -EIO;
8795                 }
8796         }
8797         return 0;
8798 }
8799
8800 static int tg3_test_memory(struct tg3 *tp)
8801 {
8802         static struct mem_entry {
8803                 u32 offset;
8804                 u32 len;
8805         } mem_tbl_570x[] = {
8806                 { 0x00000000, 0x00b50},
8807                 { 0x00002000, 0x1c000},
8808                 { 0xffffffff, 0x00000}
8809         }, mem_tbl_5705[] = {
8810                 { 0x00000100, 0x0000c},
8811                 { 0x00000200, 0x00008},
8812                 { 0x00004000, 0x00800},
8813                 { 0x00006000, 0x01000},
8814                 { 0x00008000, 0x02000},
8815                 { 0x00010000, 0x0e000},
8816                 { 0xffffffff, 0x00000}
8817         }, mem_tbl_5755[] = {
8818                 { 0x00000200, 0x00008},
8819                 { 0x00004000, 0x00800},
8820                 { 0x00006000, 0x00800},
8821                 { 0x00008000, 0x02000},
8822                 { 0x00010000, 0x0c000},
8823                 { 0xffffffff, 0x00000}
8824         }, mem_tbl_5906[] = {
8825                 { 0x00000200, 0x00008},
8826                 { 0x00004000, 0x00400},
8827                 { 0x00006000, 0x00400},
8828                 { 0x00008000, 0x01000},
8829                 { 0x00010000, 0x01000},
8830                 { 0xffffffff, 0x00000}
8831         };
8832         struct mem_entry *mem_tbl;
8833         int err = 0;
8834         int i;
8835
8836         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
8837                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
8838                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787)
8839                         mem_tbl = mem_tbl_5755;
8840                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
8841                         mem_tbl = mem_tbl_5906;
8842                 else
8843                         mem_tbl = mem_tbl_5705;
8844         } else
8845                 mem_tbl = mem_tbl_570x;
8846
8847         for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
8848                 if ((err = tg3_do_mem_test(tp, mem_tbl[i].offset,
8849                     mem_tbl[i].len)) != 0)
8850                         break;
8851         }
8852
8853         return err;
8854 }
8855
8856 #define TG3_MAC_LOOPBACK        0
8857 #define TG3_PHY_LOOPBACK        1
8858
8859 static int tg3_run_loopback(struct tg3 *tp, int loopback_mode)
8860 {
8861         u32 mac_mode, rx_start_idx, rx_idx, tx_idx, opaque_key;
8862         u32 desc_idx;
8863         struct sk_buff *skb, *rx_skb;
8864         u8 *tx_data;
8865         dma_addr_t map;
8866         int num_pkts, tx_len, rx_len, i, err;
8867         struct tg3_rx_buffer_desc *desc;
8868
8869         if (loopback_mode == TG3_MAC_LOOPBACK) {
8870                 /* HW errata - mac loopback fails in some cases on 5780.
8871                  * Normal traffic and PHY loopback are not affected by
8872                  * errata.
8873                  */
8874                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
8875                         return 0;
8876
8877                 mac_mode = (tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK) |
8878                            MAC_MODE_PORT_INT_LPBACK;
8879                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
8880                         mac_mode |= MAC_MODE_LINK_POLARITY;
8881                 if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
8882                         mac_mode |= MAC_MODE_PORT_MODE_MII;
8883                 else
8884                         mac_mode |= MAC_MODE_PORT_MODE_GMII;
8885                 tw32(MAC_MODE, mac_mode);
8886         } else if (loopback_mode == TG3_PHY_LOOPBACK) {
8887                 u32 val;
8888
8889                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
8890                         u32 phytest;
8891
8892                         if (!tg3_readphy(tp, MII_TG3_EPHY_TEST, &phytest)) {
8893                                 u32 phy;
8894
8895                                 tg3_writephy(tp, MII_TG3_EPHY_TEST,
8896                                              phytest | MII_TG3_EPHY_SHADOW_EN);
8897                                 if (!tg3_readphy(tp, 0x1b, &phy))
8898                                         tg3_writephy(tp, 0x1b, phy & ~0x20);
8899                                 tg3_writephy(tp, MII_TG3_EPHY_TEST, phytest);
8900                         }
8901                         val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED100;
8902                 } else
8903                         val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED1000;
8904
8905                 tg3_phy_toggle_automdix(tp, 0);
8906
8907                 tg3_writephy(tp, MII_BMCR, val);
8908                 udelay(40);
8909
8910                 mac_mode = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
8911                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
8912                         tg3_writephy(tp, MII_TG3_EPHY_PTEST, 0x1800);
8913                         mac_mode |= MAC_MODE_PORT_MODE_MII;
8914                 } else
8915                         mac_mode |= MAC_MODE_PORT_MODE_GMII;
8916
8917                 /* reset to prevent losing 1st rx packet intermittently */
8918                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
8919                         tw32_f(MAC_RX_MODE, RX_MODE_RESET);
8920                         udelay(10);
8921                         tw32_f(MAC_RX_MODE, tp->rx_mode);
8922                 }
8923                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) {
8924                         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)
8925                                 mac_mode &= ~MAC_MODE_LINK_POLARITY;
8926                         else if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411)
8927                                 mac_mode |= MAC_MODE_LINK_POLARITY;
8928                         tg3_writephy(tp, MII_TG3_EXT_CTRL,
8929                                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
8930                 }
8931                 tw32(MAC_MODE, mac_mode);
8932         }
8933         else
8934                 return -EINVAL;
8935
8936         err = -EIO;
8937
8938         tx_len = 1514;
8939         skb = netdev_alloc_skb(tp->dev, tx_len);
8940         if (!skb)
8941                 return -ENOMEM;
8942
8943         tx_data = skb_put(skb, tx_len);
8944         memcpy(tx_data, tp->dev->dev_addr, 6);
8945         memset(tx_data + 6, 0x0, 8);
8946
8947         tw32(MAC_RX_MTU_SIZE, tx_len + 4);
8948
8949         for (i = 14; i < tx_len; i++)
8950                 tx_data[i] = (u8) (i & 0xff);
8951
8952         map = pci_map_single(tp->pdev, skb->data, tx_len, PCI_DMA_TODEVICE);
8953
8954         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
8955              HOSTCC_MODE_NOW);
8956
8957         udelay(10);
8958
8959         rx_start_idx = tp->hw_status->idx[0].rx_producer;
8960
8961         num_pkts = 0;
8962
8963         tg3_set_txd(tp, tp->tx_prod, map, tx_len, 0, 1);
8964
8965         tp->tx_prod++;
8966         num_pkts++;
8967
8968         tw32_tx_mbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW,
8969                      tp->tx_prod);
8970         tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW);
8971
8972         udelay(10);
8973
8974         /* 250 usec to allow enough time on some 10/100 Mbps devices.  */
8975         for (i = 0; i < 25; i++) {
8976                 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
8977                        HOSTCC_MODE_NOW);
8978
8979                 udelay(10);
8980
8981                 tx_idx = tp->hw_status->idx[0].tx_consumer;
8982                 rx_idx = tp->hw_status->idx[0].rx_producer;
8983                 if ((tx_idx == tp->tx_prod) &&
8984                     (rx_idx == (rx_start_idx + num_pkts)))
8985                         break;
8986         }
8987
8988         pci_unmap_single(tp->pdev, map, tx_len, PCI_DMA_TODEVICE);
8989         dev_kfree_skb(skb);
8990
8991         if (tx_idx != tp->tx_prod)
8992                 goto out;
8993
8994         if (rx_idx != rx_start_idx + num_pkts)
8995                 goto out;
8996
8997         desc = &tp->rx_rcb[rx_start_idx];
8998         desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
8999         opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
9000         if (opaque_key != RXD_OPAQUE_RING_STD)
9001                 goto out;
9002
9003         if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
9004             (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
9005                 goto out;
9006
9007         rx_len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) - 4;
9008         if (rx_len != tx_len)
9009                 goto out;
9010
9011         rx_skb = tp->rx_std_buffers[desc_idx].skb;
9012
9013         map = pci_unmap_addr(&tp->rx_std_buffers[desc_idx], mapping);
9014         pci_dma_sync_single_for_cpu(tp->pdev, map, rx_len, PCI_DMA_FROMDEVICE);
9015
9016         for (i = 14; i < tx_len; i++) {
9017                 if (*(rx_skb->data + i) != (u8) (i & 0xff))
9018                         goto out;
9019         }
9020         err = 0;
9021
9022         /* tg3_free_rings will unmap and free the rx_skb */
9023 out:
9024         return err;
9025 }
9026
9027 #define TG3_MAC_LOOPBACK_FAILED         1
9028 #define TG3_PHY_LOOPBACK_FAILED         2
9029 #define TG3_LOOPBACK_FAILED             (TG3_MAC_LOOPBACK_FAILED |      \
9030                                          TG3_PHY_LOOPBACK_FAILED)
9031
9032 static int tg3_test_loopback(struct tg3 *tp)
9033 {
9034         int err = 0;
9035
9036         if (!netif_running(tp->dev))
9037                 return TG3_LOOPBACK_FAILED;
9038
9039         err = tg3_reset_hw(tp, 1);
9040         if (err)
9041                 return TG3_LOOPBACK_FAILED;
9042
9043         if (tg3_run_loopback(tp, TG3_MAC_LOOPBACK))
9044                 err |= TG3_MAC_LOOPBACK_FAILED;
9045         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
9046                 if (tg3_run_loopback(tp, TG3_PHY_LOOPBACK))
9047                         err |= TG3_PHY_LOOPBACK_FAILED;
9048         }
9049
9050         return err;
9051 }
9052
9053 static void tg3_self_test(struct net_device *dev, struct ethtool_test *etest,
9054                           u64 *data)
9055 {
9056         struct tg3 *tp = netdev_priv(dev);
9057
9058         if (tp->link_config.phy_is_low_power)
9059                 tg3_set_power_state(tp, PCI_D0);
9060
9061         memset(data, 0, sizeof(u64) * TG3_NUM_TEST);
9062
9063         if (tg3_test_nvram(tp) != 0) {
9064                 etest->flags |= ETH_TEST_FL_FAILED;
9065                 data[0] = 1;
9066         }
9067         if (tg3_test_link(tp) != 0) {
9068                 etest->flags |= ETH_TEST_FL_FAILED;
9069                 data[1] = 1;
9070         }
9071         if (etest->flags & ETH_TEST_FL_OFFLINE) {
9072                 int err, irq_sync = 0;
9073
9074                 if (netif_running(dev)) {
9075                         tg3_netif_stop(tp);
9076                         irq_sync = 1;
9077                 }
9078
9079                 tg3_full_lock(tp, irq_sync);
9080
9081                 tg3_halt(tp, RESET_KIND_SUSPEND, 1);
9082                 err = tg3_nvram_lock(tp);
9083                 tg3_halt_cpu(tp, RX_CPU_BASE);
9084                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
9085                         tg3_halt_cpu(tp, TX_CPU_BASE);
9086                 if (!err)
9087                         tg3_nvram_unlock(tp);
9088
9089                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
9090                         tg3_phy_reset(tp);
9091
9092                 if (tg3_test_registers(tp) != 0) {
9093                         etest->flags |= ETH_TEST_FL_FAILED;
9094                         data[2] = 1;
9095                 }
9096                 if (tg3_test_memory(tp) != 0) {
9097                         etest->flags |= ETH_TEST_FL_FAILED;
9098                         data[3] = 1;
9099                 }
9100                 if ((data[4] = tg3_test_loopback(tp)) != 0)
9101                         etest->flags |= ETH_TEST_FL_FAILED;
9102
9103                 tg3_full_unlock(tp);
9104
9105                 if (tg3_test_interrupt(tp) != 0) {
9106                         etest->flags |= ETH_TEST_FL_FAILED;
9107                         data[5] = 1;
9108                 }
9109
9110                 tg3_full_lock(tp, 0);
9111
9112                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
9113                 if (netif_running(dev)) {
9114                         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
9115                         if (!tg3_restart_hw(tp, 1))
9116                                 tg3_netif_start(tp);
9117                 }
9118
9119                 tg3_full_unlock(tp);
9120         }
9121         if (tp->link_config.phy_is_low_power)
9122                 tg3_set_power_state(tp, PCI_D3hot);
9123
9124 }
9125
9126 static int tg3_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
9127 {
9128         struct mii_ioctl_data *data = if_mii(ifr);
9129         struct tg3 *tp = netdev_priv(dev);
9130         int err;
9131
9132         switch(cmd) {
9133         case SIOCGMIIPHY:
9134                 data->phy_id = PHY_ADDR;
9135
9136                 /* fallthru */
9137         case SIOCGMIIREG: {
9138                 u32 mii_regval;
9139
9140                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
9141                         break;                  /* We have no PHY */
9142
9143                 if (tp->link_config.phy_is_low_power)
9144                         return -EAGAIN;
9145
9146                 spin_lock_bh(&tp->lock);
9147                 err = tg3_readphy(tp, data->reg_num & 0x1f, &mii_regval);
9148                 spin_unlock_bh(&tp->lock);
9149
9150                 data->val_out = mii_regval;
9151
9152                 return err;
9153         }
9154
9155         case SIOCSMIIREG:
9156                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
9157                         break;                  /* We have no PHY */
9158
9159                 if (!capable(CAP_NET_ADMIN))
9160                         return -EPERM;
9161
9162                 if (tp->link_config.phy_is_low_power)
9163                         return -EAGAIN;
9164
9165                 spin_lock_bh(&tp->lock);
9166                 err = tg3_writephy(tp, data->reg_num & 0x1f, data->val_in);
9167                 spin_unlock_bh(&tp->lock);
9168
9169                 return err;
9170
9171         default:
9172                 /* do nothing */
9173                 break;
9174         }
9175         return -EOPNOTSUPP;
9176 }
9177
9178 #if TG3_VLAN_TAG_USED
9179 static void tg3_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
9180 {
9181         struct tg3 *tp = netdev_priv(dev);
9182
9183         if (netif_running(dev))
9184                 tg3_netif_stop(tp);
9185
9186         tg3_full_lock(tp, 0);
9187
9188         tp->vlgrp = grp;
9189
9190         /* Update RX_MODE_KEEP_VLAN_TAG bit in RX_MODE register. */
9191         __tg3_set_rx_mode(dev);
9192
9193         if (netif_running(dev))
9194                 tg3_netif_start(tp);
9195
9196         tg3_full_unlock(tp);
9197 }
9198 #endif
9199
9200 static int tg3_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
9201 {
9202         struct tg3 *tp = netdev_priv(dev);
9203
9204         memcpy(ec, &tp->coal, sizeof(*ec));
9205         return 0;
9206 }
9207
9208 static int tg3_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
9209 {
9210         struct tg3 *tp = netdev_priv(dev);
9211         u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
9212         u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
9213
9214         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
9215                 max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
9216                 max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
9217                 max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
9218                 min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
9219         }
9220
9221         if ((ec->rx_coalesce_usecs > MAX_RXCOL_TICKS) ||
9222             (ec->tx_coalesce_usecs > MAX_TXCOL_TICKS) ||
9223             (ec->rx_max_coalesced_frames > MAX_RXMAX_FRAMES) ||
9224             (ec->tx_max_coalesced_frames > MAX_TXMAX_FRAMES) ||
9225             (ec->rx_coalesce_usecs_irq > max_rxcoal_tick_int) ||
9226             (ec->tx_coalesce_usecs_irq > max_txcoal_tick_int) ||
9227             (ec->rx_max_coalesced_frames_irq > MAX_RXCOAL_MAXF_INT) ||
9228             (ec->tx_max_coalesced_frames_irq > MAX_TXCOAL_MAXF_INT) ||
9229             (ec->stats_block_coalesce_usecs > max_stat_coal_ticks) ||
9230             (ec->stats_block_coalesce_usecs < min_stat_coal_ticks))
9231                 return -EINVAL;
9232
9233         /* No rx interrupts will be generated if both are zero */
9234         if ((ec->rx_coalesce_usecs == 0) &&
9235             (ec->rx_max_coalesced_frames == 0))
9236                 return -EINVAL;
9237
9238         /* No tx interrupts will be generated if both are zero */
9239         if ((ec->tx_coalesce_usecs == 0) &&
9240             (ec->tx_max_coalesced_frames == 0))
9241                 return -EINVAL;
9242
9243         /* Only copy relevant parameters, ignore all others. */
9244         tp->coal.rx_coalesce_usecs = ec->rx_coalesce_usecs;
9245         tp->coal.tx_coalesce_usecs = ec->tx_coalesce_usecs;
9246         tp->coal.rx_max_coalesced_frames = ec->rx_max_coalesced_frames;
9247         tp->coal.tx_max_coalesced_frames = ec->tx_max_coalesced_frames;
9248         tp->coal.rx_coalesce_usecs_irq = ec->rx_coalesce_usecs_irq;
9249         tp->coal.tx_coalesce_usecs_irq = ec->tx_coalesce_usecs_irq;
9250         tp->coal.rx_max_coalesced_frames_irq = ec->rx_max_coalesced_frames_irq;
9251         tp->coal.tx_max_coalesced_frames_irq = ec->tx_max_coalesced_frames_irq;
9252         tp->coal.stats_block_coalesce_usecs = ec->stats_block_coalesce_usecs;
9253
9254         if (netif_running(dev)) {
9255                 tg3_full_lock(tp, 0);
9256                 __tg3_set_coalesce(tp, &tp->coal);
9257                 tg3_full_unlock(tp);
9258         }
9259         return 0;
9260 }
9261
9262 static const struct ethtool_ops tg3_ethtool_ops = {
9263         .get_settings           = tg3_get_settings,
9264         .set_settings           = tg3_set_settings,
9265         .get_drvinfo            = tg3_get_drvinfo,
9266         .get_regs_len           = tg3_get_regs_len,
9267         .get_regs               = tg3_get_regs,
9268         .get_wol                = tg3_get_wol,
9269         .set_wol                = tg3_set_wol,
9270         .get_msglevel           = tg3_get_msglevel,
9271         .set_msglevel           = tg3_set_msglevel,
9272         .nway_reset             = tg3_nway_reset,
9273         .get_link               = ethtool_op_get_link,
9274         .get_eeprom_len         = tg3_get_eeprom_len,
9275         .get_eeprom             = tg3_get_eeprom,
9276         .set_eeprom             = tg3_set_eeprom,
9277         .get_ringparam          = tg3_get_ringparam,
9278         .set_ringparam          = tg3_set_ringparam,
9279         .get_pauseparam         = tg3_get_pauseparam,
9280         .set_pauseparam         = tg3_set_pauseparam,
9281         .get_rx_csum            = tg3_get_rx_csum,
9282         .set_rx_csum            = tg3_set_rx_csum,
9283         .set_tx_csum            = tg3_set_tx_csum,
9284         .set_sg                 = ethtool_op_set_sg,
9285         .set_tso                = tg3_set_tso,
9286         .self_test              = tg3_self_test,
9287         .get_strings            = tg3_get_strings,
9288         .phys_id                = tg3_phys_id,
9289         .get_ethtool_stats      = tg3_get_ethtool_stats,
9290         .get_coalesce           = tg3_get_coalesce,
9291         .set_coalesce           = tg3_set_coalesce,
9292         .get_sset_count         = tg3_get_sset_count,
9293 };
9294
9295 static void __devinit tg3_get_eeprom_size(struct tg3 *tp)
9296 {
9297         u32 cursize, val, magic;
9298
9299         tp->nvram_size = EEPROM_CHIP_SIZE;
9300
9301         if (tg3_nvram_read_swab(tp, 0, &magic) != 0)
9302                 return;
9303
9304         if ((magic != TG3_EEPROM_MAGIC) &&
9305             ((magic & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW) &&
9306             ((magic & TG3_EEPROM_MAGIC_HW_MSK) != TG3_EEPROM_MAGIC_HW))
9307                 return;
9308
9309         /*
9310          * Size the chip by reading offsets at increasing powers of two.
9311          * When we encounter our validation signature, we know the addressing
9312          * has wrapped around, and thus have our chip size.
9313          */
9314         cursize = 0x10;
9315
9316         while (cursize < tp->nvram_size) {
9317                 if (tg3_nvram_read_swab(tp, cursize, &val) != 0)
9318                         return;
9319
9320                 if (val == magic)
9321                         break;
9322
9323                 cursize <<= 1;
9324         }
9325
9326         tp->nvram_size = cursize;
9327 }
9328
9329 static void __devinit tg3_get_nvram_size(struct tg3 *tp)
9330 {
9331         u32 val;
9332
9333         if (tg3_nvram_read_swab(tp, 0, &val) != 0)
9334                 return;
9335
9336         /* Selfboot format */
9337         if (val != TG3_EEPROM_MAGIC) {
9338                 tg3_get_eeprom_size(tp);
9339                 return;
9340         }
9341
9342         if (tg3_nvram_read(tp, 0xf0, &val) == 0) {
9343                 if (val != 0) {
9344                         tp->nvram_size = (val >> 16) * 1024;
9345                         return;
9346                 }
9347         }
9348         tp->nvram_size = 0x80000;
9349 }
9350
9351 static void __devinit tg3_get_nvram_info(struct tg3 *tp)
9352 {
9353         u32 nvcfg1;
9354
9355         nvcfg1 = tr32(NVRAM_CFG1);
9356         if (nvcfg1 & NVRAM_CFG1_FLASHIF_ENAB) {
9357                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
9358         }
9359         else {
9360                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
9361                 tw32(NVRAM_CFG1, nvcfg1);
9362         }
9363
9364         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) ||
9365             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
9366                 switch (nvcfg1 & NVRAM_CFG1_VENDOR_MASK) {
9367                         case FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
9368                                 tp->nvram_jedecnum = JEDEC_ATMEL;
9369                                 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
9370                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9371                                 break;
9372                         case FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
9373                                 tp->nvram_jedecnum = JEDEC_ATMEL;
9374                                 tp->nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
9375                                 break;
9376                         case FLASH_VENDOR_ATMEL_EEPROM:
9377                                 tp->nvram_jedecnum = JEDEC_ATMEL;
9378                                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
9379                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9380                                 break;
9381                         case FLASH_VENDOR_ST:
9382                                 tp->nvram_jedecnum = JEDEC_ST;
9383                                 tp->nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
9384                                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9385                                 break;
9386                         case FLASH_VENDOR_SAIFUN:
9387                                 tp->nvram_jedecnum = JEDEC_SAIFUN;
9388                                 tp->nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
9389                                 break;
9390                         case FLASH_VENDOR_SST_SMALL:
9391                         case FLASH_VENDOR_SST_LARGE:
9392                                 tp->nvram_jedecnum = JEDEC_SST;
9393                                 tp->nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
9394                                 break;
9395                 }
9396         }
9397         else {
9398                 tp->nvram_jedecnum = JEDEC_ATMEL;
9399                 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
9400                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9401         }
9402 }
9403
9404 static void __devinit tg3_get_5752_nvram_info(struct tg3 *tp)
9405 {
9406         u32 nvcfg1;
9407
9408         nvcfg1 = tr32(NVRAM_CFG1);
9409
9410         /* NVRAM protection for TPM */
9411         if (nvcfg1 & (1 << 27))
9412                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
9413
9414         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
9415                 case FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
9416                 case FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
9417                         tp->nvram_jedecnum = JEDEC_ATMEL;
9418                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9419                         break;
9420                 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
9421                         tp->nvram_jedecnum = JEDEC_ATMEL;
9422                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9423                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9424                         break;
9425                 case FLASH_5752VENDOR_ST_M45PE10:
9426                 case FLASH_5752VENDOR_ST_M45PE20:
9427                 case FLASH_5752VENDOR_ST_M45PE40:
9428                         tp->nvram_jedecnum = JEDEC_ST;
9429                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9430                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9431                         break;
9432         }
9433
9434         if (tp->tg3_flags2 & TG3_FLG2_FLASH) {
9435                 switch (nvcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
9436                         case FLASH_5752PAGE_SIZE_256:
9437                                 tp->nvram_pagesize = 256;
9438                                 break;
9439                         case FLASH_5752PAGE_SIZE_512:
9440                                 tp->nvram_pagesize = 512;
9441                                 break;
9442                         case FLASH_5752PAGE_SIZE_1K:
9443                                 tp->nvram_pagesize = 1024;
9444                                 break;
9445                         case FLASH_5752PAGE_SIZE_2K:
9446                                 tp->nvram_pagesize = 2048;
9447                                 break;
9448                         case FLASH_5752PAGE_SIZE_4K:
9449                                 tp->nvram_pagesize = 4096;
9450                                 break;
9451                         case FLASH_5752PAGE_SIZE_264:
9452                                 tp->nvram_pagesize = 264;
9453                                 break;
9454                 }
9455         }
9456         else {
9457                 /* For eeprom, set pagesize to maximum eeprom size */
9458                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
9459
9460                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
9461                 tw32(NVRAM_CFG1, nvcfg1);
9462         }
9463 }
9464
9465 static void __devinit tg3_get_5755_nvram_info(struct tg3 *tp)
9466 {
9467         u32 nvcfg1, protect = 0;
9468
9469         nvcfg1 = tr32(NVRAM_CFG1);
9470
9471         /* NVRAM protection for TPM */
9472         if (nvcfg1 & (1 << 27)) {
9473                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
9474                 protect = 1;
9475         }
9476
9477         nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
9478         switch (nvcfg1) {
9479                 case FLASH_5755VENDOR_ATMEL_FLASH_1:
9480                 case FLASH_5755VENDOR_ATMEL_FLASH_2:
9481                 case FLASH_5755VENDOR_ATMEL_FLASH_3:
9482                 case FLASH_5755VENDOR_ATMEL_FLASH_5:
9483                         tp->nvram_jedecnum = JEDEC_ATMEL;
9484                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9485                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9486                         tp->nvram_pagesize = 264;
9487                         if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_1 ||
9488                             nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_5)
9489                                 tp->nvram_size = (protect ? 0x3e200 : 0x80000);
9490                         else if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_2)
9491                                 tp->nvram_size = (protect ? 0x1f200 : 0x40000);
9492                         else
9493                                 tp->nvram_size = (protect ? 0x1f200 : 0x20000);
9494                         break;
9495                 case FLASH_5752VENDOR_ST_M45PE10:
9496                 case FLASH_5752VENDOR_ST_M45PE20:
9497                 case FLASH_5752VENDOR_ST_M45PE40:
9498                         tp->nvram_jedecnum = JEDEC_ST;
9499                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9500                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9501                         tp->nvram_pagesize = 256;
9502                         if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE10)
9503                                 tp->nvram_size = (protect ? 0x10000 : 0x20000);
9504                         else if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE20)
9505                                 tp->nvram_size = (protect ? 0x10000 : 0x40000);
9506                         else
9507                                 tp->nvram_size = (protect ? 0x20000 : 0x80000);
9508                         break;
9509         }
9510 }
9511
9512 static void __devinit tg3_get_5787_nvram_info(struct tg3 *tp)
9513 {
9514         u32 nvcfg1;
9515
9516         nvcfg1 = tr32(NVRAM_CFG1);
9517
9518         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
9519                 case FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ:
9520                 case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
9521                 case FLASH_5787VENDOR_MICRO_EEPROM_64KHZ:
9522                 case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
9523                         tp->nvram_jedecnum = JEDEC_ATMEL;
9524                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9525                         tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
9526
9527                         nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
9528                         tw32(NVRAM_CFG1, nvcfg1);
9529                         break;
9530                 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
9531                 case FLASH_5755VENDOR_ATMEL_FLASH_1:
9532                 case FLASH_5755VENDOR_ATMEL_FLASH_2:
9533                 case FLASH_5755VENDOR_ATMEL_FLASH_3:
9534                         tp->nvram_jedecnum = JEDEC_ATMEL;
9535                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9536                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9537                         tp->nvram_pagesize = 264;
9538                         break;
9539                 case FLASH_5752VENDOR_ST_M45PE10:
9540                 case FLASH_5752VENDOR_ST_M45PE20:
9541                 case FLASH_5752VENDOR_ST_M45PE40:
9542                         tp->nvram_jedecnum = JEDEC_ST;
9543                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9544                         tp->tg3_flags2 |= TG3_FLG2_FLASH;
9545                         tp->nvram_pagesize = 256;
9546                         break;
9547         }
9548 }
9549
9550 static void __devinit tg3_get_5906_nvram_info(struct tg3 *tp)
9551 {
9552         tp->nvram_jedecnum = JEDEC_ATMEL;
9553         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
9554         tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
9555 }
9556
9557 /* Chips other than 5700/5701 use the NVRAM for fetching info. */
9558 static void __devinit tg3_nvram_init(struct tg3 *tp)
9559 {
9560         tw32_f(GRC_EEPROM_ADDR,
9561              (EEPROM_ADDR_FSM_RESET |
9562               (EEPROM_DEFAULT_CLOCK_PERIOD <<
9563                EEPROM_ADDR_CLKPERD_SHIFT)));
9564
9565         msleep(1);
9566
9567         /* Enable seeprom accesses. */
9568         tw32_f(GRC_LOCAL_CTRL,
9569              tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
9570         udelay(100);
9571
9572         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
9573             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
9574                 tp->tg3_flags |= TG3_FLAG_NVRAM;
9575
9576                 if (tg3_nvram_lock(tp)) {
9577                         printk(KERN_WARNING PFX "%s: Cannot get nvarm lock, "
9578                                "tg3_nvram_init failed.\n", tp->dev->name);
9579                         return;
9580                 }
9581                 tg3_enable_nvram_access(tp);
9582
9583                 tp->nvram_size = 0;
9584
9585                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
9586                         tg3_get_5752_nvram_info(tp);
9587                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
9588                         tg3_get_5755_nvram_info(tp);
9589                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787)
9590                         tg3_get_5787_nvram_info(tp);
9591                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
9592                         tg3_get_5906_nvram_info(tp);
9593                 else
9594                         tg3_get_nvram_info(tp);
9595
9596                 if (tp->nvram_size == 0)
9597                         tg3_get_nvram_size(tp);
9598
9599                 tg3_disable_nvram_access(tp);
9600                 tg3_nvram_unlock(tp);
9601
9602         } else {
9603                 tp->tg3_flags &= ~(TG3_FLAG_NVRAM | TG3_FLAG_NVRAM_BUFFERED);
9604
9605                 tg3_get_eeprom_size(tp);
9606         }
9607 }
9608
9609 static int tg3_nvram_read_using_eeprom(struct tg3 *tp,
9610                                         u32 offset, u32 *val)
9611 {
9612         u32 tmp;
9613         int i;
9614
9615         if (offset > EEPROM_ADDR_ADDR_MASK ||
9616             (offset % 4) != 0)
9617                 return -EINVAL;
9618
9619         tmp = tr32(GRC_EEPROM_ADDR) & ~(EEPROM_ADDR_ADDR_MASK |
9620                                         EEPROM_ADDR_DEVID_MASK |
9621                                         EEPROM_ADDR_READ);
9622         tw32(GRC_EEPROM_ADDR,
9623              tmp |
9624              (0 << EEPROM_ADDR_DEVID_SHIFT) |
9625              ((offset << EEPROM_ADDR_ADDR_SHIFT) &
9626               EEPROM_ADDR_ADDR_MASK) |
9627              EEPROM_ADDR_READ | EEPROM_ADDR_START);
9628
9629         for (i = 0; i < 1000; i++) {
9630                 tmp = tr32(GRC_EEPROM_ADDR);
9631
9632                 if (tmp & EEPROM_ADDR_COMPLETE)
9633                         break;
9634                 msleep(1);
9635         }
9636         if (!(tmp & EEPROM_ADDR_COMPLETE))
9637                 return -EBUSY;
9638
9639         *val = tr32(GRC_EEPROM_DATA);
9640         return 0;
9641 }
9642
9643 #define NVRAM_CMD_TIMEOUT 10000
9644
9645 static int tg3_nvram_exec_cmd(struct tg3 *tp, u32 nvram_cmd)
9646 {
9647         int i;
9648
9649         tw32(NVRAM_CMD, nvram_cmd);
9650         for (i = 0; i < NVRAM_CMD_TIMEOUT; i++) {
9651                 udelay(10);
9652                 if (tr32(NVRAM_CMD) & NVRAM_CMD_DONE) {
9653                         udelay(10);
9654                         break;
9655                 }
9656         }
9657         if (i == NVRAM_CMD_TIMEOUT) {
9658                 return -EBUSY;
9659         }
9660         return 0;
9661 }
9662
9663 static u32 tg3_nvram_phys_addr(struct tg3 *tp, u32 addr)
9664 {
9665         if ((tp->tg3_flags & TG3_FLAG_NVRAM) &&
9666             (tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) &&
9667             (tp->tg3_flags2 & TG3_FLG2_FLASH) &&
9668             (tp->nvram_jedecnum == JEDEC_ATMEL))
9669
9670                 addr = ((addr / tp->nvram_pagesize) <<
9671                         ATMEL_AT45DB0X1B_PAGE_POS) +
9672                        (addr % tp->nvram_pagesize);
9673
9674         return addr;
9675 }
9676
9677 static u32 tg3_nvram_logical_addr(struct tg3 *tp, u32 addr)
9678 {
9679         if ((tp->tg3_flags & TG3_FLAG_NVRAM) &&
9680             (tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) &&
9681             (tp->tg3_flags2 & TG3_FLG2_FLASH) &&
9682             (tp->nvram_jedecnum == JEDEC_ATMEL))
9683
9684                 addr = ((addr >> ATMEL_AT45DB0X1B_PAGE_POS) *
9685                         tp->nvram_pagesize) +
9686                        (addr & ((1 << ATMEL_AT45DB0X1B_PAGE_POS) - 1));
9687
9688         return addr;
9689 }
9690
9691 static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val)
9692 {
9693         int ret;
9694
9695         if (!(tp->tg3_flags & TG3_FLAG_NVRAM))
9696                 return tg3_nvram_read_using_eeprom(tp, offset, val);
9697
9698         offset = tg3_nvram_phys_addr(tp, offset);
9699
9700         if (offset > NVRAM_ADDR_MSK)
9701                 return -EINVAL;
9702
9703         ret = tg3_nvram_lock(tp);
9704         if (ret)
9705                 return ret;
9706
9707         tg3_enable_nvram_access(tp);
9708
9709         tw32(NVRAM_ADDR, offset);
9710         ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
9711                 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
9712
9713         if (ret == 0)
9714                 *val = swab32(tr32(NVRAM_RDDATA));
9715
9716         tg3_disable_nvram_access(tp);
9717
9718         tg3_nvram_unlock(tp);
9719
9720         return ret;
9721 }
9722
9723 static int tg3_nvram_read_swab(struct tg3 *tp, u32 offset, u32 *val)
9724 {
9725         int err;
9726         u32 tmp;
9727
9728         err = tg3_nvram_read(tp, offset, &tmp);
9729         *val = swab32(tmp);
9730         return err;
9731 }
9732
9733 static int tg3_nvram_write_block_using_eeprom(struct tg3 *tp,
9734                                     u32 offset, u32 len, u8 *buf)
9735 {
9736         int i, j, rc = 0;
9737         u32 val;
9738
9739         for (i = 0; i < len; i += 4) {
9740                 u32 addr, data;
9741
9742                 addr = offset + i;
9743
9744                 memcpy(&data, buf + i, 4);
9745
9746                 tw32(GRC_EEPROM_DATA, cpu_to_le32(data));
9747
9748                 val = tr32(GRC_EEPROM_ADDR);
9749                 tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
9750
9751                 val &= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
9752                         EEPROM_ADDR_READ);
9753                 tw32(GRC_EEPROM_ADDR, val |
9754                         (0 << EEPROM_ADDR_DEVID_SHIFT) |
9755                         (addr & EEPROM_ADDR_ADDR_MASK) |
9756                         EEPROM_ADDR_START |
9757                         EEPROM_ADDR_WRITE);
9758
9759                 for (j = 0; j < 1000; j++) {
9760                         val = tr32(GRC_EEPROM_ADDR);
9761
9762                         if (val & EEPROM_ADDR_COMPLETE)
9763                                 break;
9764                         msleep(1);
9765                 }
9766                 if (!(val & EEPROM_ADDR_COMPLETE)) {
9767                         rc = -EBUSY;
9768                         break;
9769                 }
9770         }
9771
9772         return rc;
9773 }
9774
9775 /* offset and length are dword aligned */
9776 static int tg3_nvram_write_block_unbuffered(struct tg3 *tp, u32 offset, u32 len,
9777                 u8 *buf)
9778 {
9779         int ret = 0;
9780         u32 pagesize = tp->nvram_pagesize;
9781         u32 pagemask = pagesize - 1;
9782         u32 nvram_cmd;
9783         u8 *tmp;
9784
9785         tmp = kmalloc(pagesize, GFP_KERNEL);
9786         if (tmp == NULL)
9787                 return -ENOMEM;
9788
9789         while (len) {
9790                 int j;
9791                 u32 phy_addr, page_off, size;
9792
9793                 phy_addr = offset & ~pagemask;
9794
9795                 for (j = 0; j < pagesize; j += 4) {
9796                         if ((ret = tg3_nvram_read(tp, phy_addr + j,
9797                                                 (u32 *) (tmp + j))))
9798                                 break;
9799                 }
9800                 if (ret)
9801                         break;
9802
9803                 page_off = offset & pagemask;
9804                 size = pagesize;
9805                 if (len < size)
9806                         size = len;
9807
9808                 len -= size;
9809
9810                 memcpy(tmp + page_off, buf, size);
9811
9812                 offset = offset + (pagesize - page_off);
9813
9814                 tg3_enable_nvram_access(tp);
9815
9816                 /*
9817                  * Before we can erase the flash page, we need
9818                  * to issue a special "write enable" command.
9819                  */
9820                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
9821
9822                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
9823                         break;
9824
9825                 /* Erase the target page */
9826                 tw32(NVRAM_ADDR, phy_addr);
9827
9828                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
9829                         NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
9830
9831                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
9832                         break;
9833
9834                 /* Issue another write enable to start the write. */
9835                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
9836
9837                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
9838                         break;
9839
9840                 for (j = 0; j < pagesize; j += 4) {
9841                         u32 data;
9842
9843                         data = *((u32 *) (tmp + j));
9844                         tw32(NVRAM_WRDATA, cpu_to_be32(data));
9845
9846                         tw32(NVRAM_ADDR, phy_addr + j);
9847
9848                         nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
9849                                 NVRAM_CMD_WR;
9850
9851                         if (j == 0)
9852                                 nvram_cmd |= NVRAM_CMD_FIRST;
9853                         else if (j == (pagesize - 4))
9854                                 nvram_cmd |= NVRAM_CMD_LAST;
9855
9856                         if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
9857                                 break;
9858                 }
9859                 if (ret)
9860                         break;
9861         }
9862
9863         nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
9864         tg3_nvram_exec_cmd(tp, nvram_cmd);
9865
9866         kfree(tmp);
9867
9868         return ret;
9869 }
9870
9871 /* offset and length are dword aligned */
9872 static int tg3_nvram_write_block_buffered(struct tg3 *tp, u32 offset, u32 len,
9873                 u8 *buf)
9874 {
9875         int i, ret = 0;
9876
9877         for (i = 0; i < len; i += 4, offset += 4) {
9878                 u32 data, page_off, phy_addr, nvram_cmd;
9879
9880                 memcpy(&data, buf + i, 4);
9881                 tw32(NVRAM_WRDATA, cpu_to_be32(data));
9882
9883                 page_off = offset % tp->nvram_pagesize;
9884
9885                 phy_addr = tg3_nvram_phys_addr(tp, offset);
9886
9887                 tw32(NVRAM_ADDR, phy_addr);
9888
9889                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
9890
9891                 if ((page_off == 0) || (i == 0))
9892                         nvram_cmd |= NVRAM_CMD_FIRST;
9893                 if (page_off == (tp->nvram_pagesize - 4))
9894                         nvram_cmd |= NVRAM_CMD_LAST;
9895
9896                 if (i == (len - 4))
9897                         nvram_cmd |= NVRAM_CMD_LAST;
9898
9899                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5752) &&
9900                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5755) &&
9901                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5787) &&
9902                     (tp->nvram_jedecnum == JEDEC_ST) &&
9903                     (nvram_cmd & NVRAM_CMD_FIRST)) {
9904
9905                         if ((ret = tg3_nvram_exec_cmd(tp,
9906                                 NVRAM_CMD_WREN | NVRAM_CMD_GO |
9907                                 NVRAM_CMD_DONE)))
9908
9909                                 break;
9910                 }
9911                 if (!(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
9912                         /* We always do complete word writes to eeprom. */
9913                         nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
9914                 }
9915
9916                 if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
9917                         break;
9918         }
9919         return ret;
9920 }
9921
9922 /* offset and length are dword aligned */
9923 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf)
9924 {
9925         int ret;
9926
9927         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
9928                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl &
9929                        ~GRC_LCLCTRL_GPIO_OUTPUT1);
9930                 udelay(40);
9931         }
9932
9933         if (!(tp->tg3_flags & TG3_FLAG_NVRAM)) {
9934                 ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
9935         }
9936         else {
9937                 u32 grc_mode;
9938
9939                 ret = tg3_nvram_lock(tp);
9940                 if (ret)
9941                         return ret;
9942
9943                 tg3_enable_nvram_access(tp);
9944                 if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
9945                     !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM))
9946                         tw32(NVRAM_WRITE1, 0x406);
9947
9948                 grc_mode = tr32(GRC_MODE);
9949                 tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
9950
9951                 if ((tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) ||
9952                         !(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
9953
9954                         ret = tg3_nvram_write_block_buffered(tp, offset, len,
9955                                 buf);
9956                 }
9957                 else {
9958                         ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
9959                                 buf);
9960                 }
9961
9962                 grc_mode = tr32(GRC_MODE);
9963                 tw32(GRC_MODE, grc_mode & ~GRC_MODE_NVRAM_WR_ENABLE);
9964
9965                 tg3_disable_nvram_access(tp);
9966                 tg3_nvram_unlock(tp);
9967         }
9968
9969         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
9970                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
9971                 udelay(40);
9972         }
9973
9974         return ret;
9975 }
9976
9977 struct subsys_tbl_ent {
9978         u16 subsys_vendor, subsys_devid;
9979         u32 phy_id;
9980 };
9981
9982 static struct subsys_tbl_ent subsys_id_to_phy_id[] = {
9983         /* Broadcom boards. */
9984         { PCI_VENDOR_ID_BROADCOM, 0x1644, PHY_ID_BCM5401 }, /* BCM95700A6 */
9985         { PCI_VENDOR_ID_BROADCOM, 0x0001, PHY_ID_BCM5701 }, /* BCM95701A5 */
9986         { PCI_VENDOR_ID_BROADCOM, 0x0002, PHY_ID_BCM8002 }, /* BCM95700T6 */
9987         { PCI_VENDOR_ID_BROADCOM, 0x0003, 0 },              /* BCM95700A9 */
9988         { PCI_VENDOR_ID_BROADCOM, 0x0005, PHY_ID_BCM5701 }, /* BCM95701T1 */
9989         { PCI_VENDOR_ID_BROADCOM, 0x0006, PHY_ID_BCM5701 }, /* BCM95701T8 */
9990         { PCI_VENDOR_ID_BROADCOM, 0x0007, 0 },              /* BCM95701A7 */
9991         { PCI_VENDOR_ID_BROADCOM, 0x0008, PHY_ID_BCM5701 }, /* BCM95701A10 */
9992         { PCI_VENDOR_ID_BROADCOM, 0x8008, PHY_ID_BCM5701 }, /* BCM95701A12 */
9993         { PCI_VENDOR_ID_BROADCOM, 0x0009, PHY_ID_BCM5703 }, /* BCM95703Ax1 */
9994         { PCI_VENDOR_ID_BROADCOM, 0x8009, PHY_ID_BCM5703 }, /* BCM95703Ax2 */
9995
9996         /* 3com boards. */
9997         { PCI_VENDOR_ID_3COM, 0x1000, PHY_ID_BCM5401 }, /* 3C996T */
9998         { PCI_VENDOR_ID_3COM, 0x1006, PHY_ID_BCM5701 }, /* 3C996BT */
9999         { PCI_VENDOR_ID_3COM, 0x1004, 0 },              /* 3C996SX */
10000         { PCI_VENDOR_ID_3COM, 0x1007, PHY_ID_BCM5701 }, /* 3C1000T */
10001         { PCI_VENDOR_ID_3COM, 0x1008, PHY_ID_BCM5701 }, /* 3C940BR01 */
10002
10003         /* DELL boards. */
10004         { PCI_VENDOR_ID_DELL, 0x00d1, PHY_ID_BCM5401 }, /* VIPER */
10005         { PCI_VENDOR_ID_DELL, 0x0106, PHY_ID_BCM5401 }, /* JAGUAR */
10006         { PCI_VENDOR_ID_DELL, 0x0109, PHY_ID_BCM5411 }, /* MERLOT */
10007         { PCI_VENDOR_ID_DELL, 0x010a, PHY_ID_BCM5411 }, /* SLIM_MERLOT */
10008
10009         /* Compaq boards. */
10010         { PCI_VENDOR_ID_COMPAQ, 0x007c, PHY_ID_BCM5701 }, /* BANSHEE */
10011         { PCI_VENDOR_ID_COMPAQ, 0x009a, PHY_ID_BCM5701 }, /* BANSHEE_2 */
10012         { PCI_VENDOR_ID_COMPAQ, 0x007d, 0 },              /* CHANGELING */
10013         { PCI_VENDOR_ID_COMPAQ, 0x0085, PHY_ID_BCM5701 }, /* NC7780 */
10014         { PCI_VENDOR_ID_COMPAQ, 0x0099, PHY_ID_BCM5701 }, /* NC7780_2 */
10015
10016         /* IBM boards. */
10017         { PCI_VENDOR_ID_IBM, 0x0281, 0 } /* IBM??? */
10018 };
10019
10020 static inline struct subsys_tbl_ent *lookup_by_subsys(struct tg3 *tp)
10021 {
10022         int i;
10023
10024         for (i = 0; i < ARRAY_SIZE(subsys_id_to_phy_id); i++) {
10025                 if ((subsys_id_to_phy_id[i].subsys_vendor ==
10026                      tp->pdev->subsystem_vendor) &&
10027                     (subsys_id_to_phy_id[i].subsys_devid ==
10028                      tp->pdev->subsystem_device))
10029                         return &subsys_id_to_phy_id[i];
10030         }
10031         return NULL;
10032 }
10033
10034 static void __devinit tg3_get_eeprom_hw_cfg(struct tg3 *tp)
10035 {
10036         u32 val;
10037         u16 pmcsr;
10038
10039         /* On some early chips the SRAM cannot be accessed in D3hot state,
10040          * so need make sure we're in D0.
10041          */
10042         pci_read_config_word(tp->pdev, tp->pm_cap + PCI_PM_CTRL, &pmcsr);
10043         pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
10044         pci_write_config_word(tp->pdev, tp->pm_cap + PCI_PM_CTRL, pmcsr);
10045         msleep(1);
10046
10047         /* Make sure register accesses (indirect or otherwise)
10048          * will function correctly.
10049          */
10050         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
10051                                tp->misc_host_ctrl);
10052
10053         /* The memory arbiter has to be enabled in order for SRAM accesses
10054          * to succeed.  Normally on powerup the tg3 chip firmware will make
10055          * sure it is enabled, but other entities such as system netboot
10056          * code might disable it.
10057          */
10058         val = tr32(MEMARB_MODE);
10059         tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
10060
10061         tp->phy_id = PHY_ID_INVALID;
10062         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
10063
10064         /* Assume an onboard device and WOL capable by default.  */
10065         tp->tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT | TG3_FLAG_WOL_CAP;
10066
10067         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
10068                 if (!(tr32(PCIE_TRANSACTION_CFG) & PCIE_TRANS_CFG_LOM)) {
10069                         tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
10070                         tp->tg3_flags2 |= TG3_FLG2_IS_NIC;
10071                 }
10072                 if (tr32(VCPU_CFGSHDW) & VCPU_CFGSHDW_ASPM_DBNC)
10073                         tp->tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
10074                 return;
10075         }
10076
10077         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
10078         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
10079                 u32 nic_cfg, led_cfg;
10080                 u32 nic_phy_id, ver, cfg2 = 0, eeprom_phy_id;
10081                 int eeprom_phy_serdes = 0;
10082
10083                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
10084                 tp->nic_sram_data_cfg = nic_cfg;
10085
10086                 tg3_read_mem(tp, NIC_SRAM_DATA_VER, &ver);
10087                 ver >>= NIC_SRAM_DATA_VER_SHIFT;
10088                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700) &&
10089                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) &&
10090                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5703) &&
10091                     (ver > 0) && (ver < 0x100))
10092                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &cfg2);
10093
10094                 if ((nic_cfg & NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
10095                     NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
10096                         eeprom_phy_serdes = 1;
10097
10098                 tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &nic_phy_id);
10099                 if (nic_phy_id != 0) {
10100                         u32 id1 = nic_phy_id & NIC_SRAM_DATA_PHY_ID1_MASK;
10101                         u32 id2 = nic_phy_id & NIC_SRAM_DATA_PHY_ID2_MASK;
10102
10103                         eeprom_phy_id  = (id1 >> 16) << 10;
10104                         eeprom_phy_id |= (id2 & 0xfc00) << 16;
10105                         eeprom_phy_id |= (id2 & 0x03ff) <<  0;
10106                 } else
10107                         eeprom_phy_id = 0;
10108
10109                 tp->phy_id = eeprom_phy_id;
10110                 if (eeprom_phy_serdes) {
10111                         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
10112                                 tp->tg3_flags2 |= TG3_FLG2_MII_SERDES;
10113                         else
10114                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
10115                 }
10116
10117                 if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
10118                         led_cfg = cfg2 & (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
10119                                     SHASTA_EXT_LED_MODE_MASK);
10120                 else
10121                         led_cfg = nic_cfg & NIC_SRAM_DATA_CFG_LED_MODE_MASK;
10122
10123                 switch (led_cfg) {
10124                 default:
10125                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
10126                         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
10127                         break;
10128
10129                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
10130                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
10131                         break;
10132
10133                 case NIC_SRAM_DATA_CFG_LED_MODE_MAC:
10134                         tp->led_ctrl = LED_CTRL_MODE_MAC;
10135
10136                         /* Default to PHY_1_MODE if 0 (MAC_MODE) is
10137                          * read on some older 5700/5701 bootcode.
10138                          */
10139                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
10140                             ASIC_REV_5700 ||
10141                             GET_ASIC_REV(tp->pci_chip_rev_id) ==
10142                             ASIC_REV_5701)
10143                                 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
10144
10145                         break;
10146
10147                 case SHASTA_EXT_LED_SHARED:
10148                         tp->led_ctrl = LED_CTRL_MODE_SHARED;
10149                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0 &&
10150                             tp->pci_chip_rev_id != CHIPREV_ID_5750_A1)
10151                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
10152                                                  LED_CTRL_MODE_PHY_2);
10153                         break;
10154
10155                 case SHASTA_EXT_LED_MAC:
10156                         tp->led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
10157                         break;
10158
10159                 case SHASTA_EXT_LED_COMBO:
10160                         tp->led_ctrl = LED_CTRL_MODE_COMBO;
10161                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0)
10162                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
10163                                                  LED_CTRL_MODE_PHY_2);
10164                         break;
10165
10166                 };
10167
10168                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
10169                      GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) &&
10170                     tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL)
10171                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
10172
10173                 if (nic_cfg & NIC_SRAM_DATA_CFG_EEPROM_WP) {
10174                         tp->tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT;
10175                         if ((tp->pdev->subsystem_vendor ==
10176                              PCI_VENDOR_ID_ARIMA) &&
10177                             (tp->pdev->subsystem_device == 0x205a ||
10178                              tp->pdev->subsystem_device == 0x2063))
10179                                 tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
10180                 } else {
10181                         tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
10182                         tp->tg3_flags2 |= TG3_FLG2_IS_NIC;
10183                 }
10184
10185                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
10186                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
10187                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
10188                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
10189                 }
10190                 if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES &&
10191                     !(nic_cfg & NIC_SRAM_DATA_CFG_FIBER_WOL))
10192                         tp->tg3_flags &= ~TG3_FLAG_WOL_CAP;
10193
10194                 if (cfg2 & (1 << 17))
10195                         tp->tg3_flags2 |= TG3_FLG2_CAPACITIVE_COUPLING;
10196
10197                 /* serdes signal pre-emphasis in register 0x590 set by */
10198                 /* bootcode if bit 18 is set */
10199                 if (cfg2 & (1 << 18))
10200                         tp->tg3_flags2 |= TG3_FLG2_SERDES_PREEMPHASIS;
10201
10202                 if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
10203                         u32 cfg3;
10204
10205                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &cfg3);
10206                         if (cfg3 & NIC_SRAM_ASPM_DEBOUNCE)
10207                                 tp->tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
10208                 }
10209         }
10210 }
10211
10212 static int __devinit tg3_phy_probe(struct tg3 *tp)
10213 {
10214         u32 hw_phy_id_1, hw_phy_id_2;
10215         u32 hw_phy_id, hw_phy_id_masked;
10216         int err;
10217
10218         /* Reading the PHY ID register can conflict with ASF
10219          * firwmare access to the PHY hardware.
10220          */
10221         err = 0;
10222         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
10223                 hw_phy_id = hw_phy_id_masked = PHY_ID_INVALID;
10224         } else {
10225                 /* Now read the physical PHY_ID from the chip and verify
10226                  * that it is sane.  If it doesn't look good, we fall back
10227                  * to either the hard-coded table based PHY_ID and failing
10228                  * that the value found in the eeprom area.
10229                  */
10230                 err |= tg3_readphy(tp, MII_PHYSID1, &hw_phy_id_1);
10231                 err |= tg3_readphy(tp, MII_PHYSID2, &hw_phy_id_2);
10232
10233                 hw_phy_id  = (hw_phy_id_1 & 0xffff) << 10;
10234                 hw_phy_id |= (hw_phy_id_2 & 0xfc00) << 16;
10235                 hw_phy_id |= (hw_phy_id_2 & 0x03ff) <<  0;
10236
10237                 hw_phy_id_masked = hw_phy_id & PHY_ID_MASK;
10238         }
10239
10240         if (!err && KNOWN_PHY_ID(hw_phy_id_masked)) {
10241                 tp->phy_id = hw_phy_id;
10242                 if (hw_phy_id_masked == PHY_ID_BCM8002)
10243                         tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
10244                 else
10245                         tp->tg3_flags2 &= ~TG3_FLG2_PHY_SERDES;
10246         } else {
10247                 if (tp->phy_id != PHY_ID_INVALID) {
10248                         /* Do nothing, phy ID already set up in
10249                          * tg3_get_eeprom_hw_cfg().
10250                          */
10251                 } else {
10252                         struct subsys_tbl_ent *p;
10253
10254                         /* No eeprom signature?  Try the hardcoded
10255                          * subsys device table.
10256                          */
10257                         p = lookup_by_subsys(tp);
10258                         if (!p)
10259                                 return -ENODEV;
10260
10261                         tp->phy_id = p->phy_id;
10262                         if (!tp->phy_id ||
10263                             tp->phy_id == PHY_ID_BCM8002)
10264                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
10265                 }
10266         }
10267
10268         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) &&
10269             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
10270                 u32 bmsr, adv_reg, tg3_ctrl, mask;
10271
10272                 tg3_readphy(tp, MII_BMSR, &bmsr);
10273                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
10274                     (bmsr & BMSR_LSTATUS))
10275                         goto skip_phy_reset;
10276
10277                 err = tg3_phy_reset(tp);
10278                 if (err)
10279                         return err;
10280
10281                 adv_reg = (ADVERTISE_10HALF | ADVERTISE_10FULL |
10282                            ADVERTISE_100HALF | ADVERTISE_100FULL |
10283                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
10284                 tg3_ctrl = 0;
10285                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
10286                         tg3_ctrl = (MII_TG3_CTRL_ADV_1000_HALF |
10287                                     MII_TG3_CTRL_ADV_1000_FULL);
10288                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
10289                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
10290                                 tg3_ctrl |= (MII_TG3_CTRL_AS_MASTER |
10291                                              MII_TG3_CTRL_ENABLE_AS_MASTER);
10292                 }
10293
10294                 mask = (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
10295                         ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
10296                         ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full);
10297                 if (!tg3_copper_is_advertising_all(tp, mask)) {
10298                         tg3_writephy(tp, MII_ADVERTISE, adv_reg);
10299
10300                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
10301                                 tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
10302
10303                         tg3_writephy(tp, MII_BMCR,
10304                                      BMCR_ANENABLE | BMCR_ANRESTART);
10305                 }
10306                 tg3_phy_set_wirespeed(tp);
10307
10308                 tg3_writephy(tp, MII_ADVERTISE, adv_reg);
10309                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
10310                         tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
10311         }
10312
10313 skip_phy_reset:
10314         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
10315                 err = tg3_init_5401phy_dsp(tp);
10316                 if (err)
10317                         return err;
10318         }
10319
10320         if (!err && ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)) {
10321                 err = tg3_init_5401phy_dsp(tp);
10322         }
10323
10324         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
10325                 tp->link_config.advertising =
10326                         (ADVERTISED_1000baseT_Half |
10327                          ADVERTISED_1000baseT_Full |
10328                          ADVERTISED_Autoneg |
10329                          ADVERTISED_FIBRE);
10330         if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
10331                 tp->link_config.advertising &=
10332                         ~(ADVERTISED_1000baseT_Half |
10333                           ADVERTISED_1000baseT_Full);
10334
10335         return err;
10336 }
10337
10338 static void __devinit tg3_read_partno(struct tg3 *tp)
10339 {
10340         unsigned char vpd_data[256];
10341         unsigned int i;
10342         u32 magic;
10343
10344         if (tg3_nvram_read_swab(tp, 0x0, &magic))
10345                 goto out_not_found;
10346
10347         if (magic == TG3_EEPROM_MAGIC) {
10348                 for (i = 0; i < 256; i += 4) {
10349                         u32 tmp;
10350
10351                         if (tg3_nvram_read(tp, 0x100 + i, &tmp))
10352                                 goto out_not_found;
10353
10354                         vpd_data[i + 0] = ((tmp >>  0) & 0xff);
10355                         vpd_data[i + 1] = ((tmp >>  8) & 0xff);
10356                         vpd_data[i + 2] = ((tmp >> 16) & 0xff);
10357                         vpd_data[i + 3] = ((tmp >> 24) & 0xff);
10358                 }
10359         } else {
10360                 int vpd_cap;
10361
10362                 vpd_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_VPD);
10363                 for (i = 0; i < 256; i += 4) {
10364                         u32 tmp, j = 0;
10365                         u16 tmp16;
10366
10367                         pci_write_config_word(tp->pdev, vpd_cap + PCI_VPD_ADDR,
10368                                               i);
10369                         while (j++ < 100) {
10370                                 pci_read_config_word(tp->pdev, vpd_cap +
10371                                                      PCI_VPD_ADDR, &tmp16);
10372                                 if (tmp16 & 0x8000)
10373                                         break;
10374                                 msleep(1);
10375                         }
10376                         if (!(tmp16 & 0x8000))
10377                                 goto out_not_found;
10378
10379                         pci_read_config_dword(tp->pdev, vpd_cap + PCI_VPD_DATA,
10380                                               &tmp);
10381                         tmp = cpu_to_le32(tmp);
10382                         memcpy(&vpd_data[i], &tmp, 4);
10383                 }
10384         }
10385
10386         /* Now parse and find the part number. */
10387         for (i = 0; i < 254; ) {
10388                 unsigned char val = vpd_data[i];
10389                 unsigned int block_end;
10390
10391                 if (val == 0x82 || val == 0x91) {
10392                         i = (i + 3 +
10393                              (vpd_data[i + 1] +
10394                               (vpd_data[i + 2] << 8)));
10395                         continue;
10396                 }
10397
10398                 if (val != 0x90)
10399                         goto out_not_found;
10400
10401                 block_end = (i + 3 +
10402                              (vpd_data[i + 1] +
10403                               (vpd_data[i + 2] << 8)));
10404                 i += 3;
10405
10406                 if (block_end > 256)
10407                         goto out_not_found;
10408
10409                 while (i < (block_end - 2)) {
10410                         if (vpd_data[i + 0] == 'P' &&
10411                             vpd_data[i + 1] == 'N') {
10412                                 int partno_len = vpd_data[i + 2];
10413
10414                                 i += 3;
10415                                 if (partno_len > 24 || (partno_len + i) > 256)
10416                                         goto out_not_found;
10417
10418                                 memcpy(tp->board_part_number,
10419                                        &vpd_data[i], partno_len);
10420
10421                                 /* Success. */
10422                                 return;
10423                         }
10424                         i += 3 + vpd_data[i + 2];
10425                 }
10426
10427                 /* Part number not found. */
10428                 goto out_not_found;
10429         }
10430
10431 out_not_found:
10432         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
10433                 strcpy(tp->board_part_number, "BCM95906");
10434         else
10435                 strcpy(tp->board_part_number, "none");
10436 }
10437
10438 static void __devinit tg3_read_fw_ver(struct tg3 *tp)
10439 {
10440         u32 val, offset, start;
10441
10442         if (tg3_nvram_read_swab(tp, 0, &val))
10443                 return;
10444
10445         if (val != TG3_EEPROM_MAGIC)
10446                 return;
10447
10448         if (tg3_nvram_read_swab(tp, 0xc, &offset) ||
10449             tg3_nvram_read_swab(tp, 0x4, &start))
10450                 return;
10451
10452         offset = tg3_nvram_logical_addr(tp, offset);
10453         if (tg3_nvram_read_swab(tp, offset, &val))
10454                 return;
10455
10456         if ((val & 0xfc000000) == 0x0c000000) {
10457                 u32 ver_offset, addr;
10458                 int i;
10459
10460                 if (tg3_nvram_read_swab(tp, offset + 4, &val) ||
10461                     tg3_nvram_read_swab(tp, offset + 8, &ver_offset))
10462                         return;
10463
10464                 if (val != 0)
10465                         return;
10466
10467                 addr = offset + ver_offset - start;
10468                 for (i = 0; i < 16; i += 4) {
10469                         if (tg3_nvram_read(tp, addr + i, &val))
10470                                 return;
10471
10472                         val = cpu_to_le32(val);
10473                         memcpy(tp->fw_ver + i, &val, 4);
10474                 }
10475         }
10476 }
10477
10478 static struct pci_dev * __devinit tg3_find_peer(struct tg3 *);
10479
10480 static int __devinit tg3_get_invariants(struct tg3 *tp)
10481 {
10482         static struct pci_device_id write_reorder_chipsets[] = {
10483                 { PCI_DEVICE(PCI_VENDOR_ID_AMD,
10484                              PCI_DEVICE_ID_AMD_FE_GATE_700C) },
10485                 { PCI_DEVICE(PCI_VENDOR_ID_AMD,
10486                              PCI_DEVICE_ID_AMD_8131_BRIDGE) },
10487                 { PCI_DEVICE(PCI_VENDOR_ID_VIA,
10488                              PCI_DEVICE_ID_VIA_8385_0) },
10489                 { },
10490         };
10491         u32 misc_ctrl_reg;
10492         u32 cacheline_sz_reg;
10493         u32 pci_state_reg, grc_misc_cfg;
10494         u32 val;
10495         u16 pci_cmd;
10496         int err, pcie_cap;
10497
10498         /* Force memory write invalidate off.  If we leave it on,
10499          * then on 5700_BX chips we have to enable a workaround.
10500          * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary
10501          * to match the cacheline size.  The Broadcom driver have this
10502          * workaround but turns MWI off all the times so never uses
10503          * it.  This seems to suggest that the workaround is insufficient.
10504          */
10505         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
10506         pci_cmd &= ~PCI_COMMAND_INVALIDATE;
10507         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
10508
10509         /* It is absolutely critical that TG3PCI_MISC_HOST_CTRL
10510          * has the register indirect write enable bit set before
10511          * we try to access any of the MMIO registers.  It is also
10512          * critical that the PCI-X hw workaround situation is decided
10513          * before that as well.
10514          */
10515         pci_read_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
10516                               &misc_ctrl_reg);
10517
10518         tp->pci_chip_rev_id = (misc_ctrl_reg >>
10519                                MISC_HOST_CTRL_CHIPREV_SHIFT);
10520
10521         /* Wrong chip ID in 5752 A0. This code can be removed later
10522          * as A0 is not in production.
10523          */
10524         if (tp->pci_chip_rev_id == CHIPREV_ID_5752_A0_HW)
10525                 tp->pci_chip_rev_id = CHIPREV_ID_5752_A0;
10526
10527         /* If we have 5702/03 A1 or A2 on certain ICH chipsets,
10528          * we need to disable memory and use config. cycles
10529          * only to access all registers. The 5702/03 chips
10530          * can mistakenly decode the special cycles from the
10531          * ICH chipsets as memory write cycles, causing corruption
10532          * of register and memory space. Only certain ICH bridges
10533          * will drive special cycles with non-zero data during the
10534          * address phase which can fall within the 5703's address
10535          * range. This is not an ICH bug as the PCI spec allows
10536          * non-zero address during special cycles. However, only
10537          * these ICH bridges are known to drive non-zero addresses
10538          * during special cycles.
10539          *
10540          * Since special cycles do not cross PCI bridges, we only
10541          * enable this workaround if the 5703 is on the secondary
10542          * bus of these ICH bridges.
10543          */
10544         if ((tp->pci_chip_rev_id == CHIPREV_ID_5703_A1) ||
10545             (tp->pci_chip_rev_id == CHIPREV_ID_5703_A2)) {
10546                 static struct tg3_dev_id {
10547                         u32     vendor;
10548                         u32     device;
10549                         u32     rev;
10550                 } ich_chipsets[] = {
10551                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
10552                           PCI_ANY_ID },
10553                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
10554                           PCI_ANY_ID },
10555                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
10556                           0xa },
10557                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
10558                           PCI_ANY_ID },
10559                         { },
10560                 };
10561                 struct tg3_dev_id *pci_id = &ich_chipsets[0];
10562                 struct pci_dev *bridge = NULL;
10563
10564                 while (pci_id->vendor != 0) {
10565                         bridge = pci_get_device(pci_id->vendor, pci_id->device,
10566                                                 bridge);
10567                         if (!bridge) {
10568                                 pci_id++;
10569                                 continue;
10570                         }
10571                         if (pci_id->rev != PCI_ANY_ID) {
10572                                 if (bridge->revision > pci_id->rev)
10573                                         continue;
10574                         }
10575                         if (bridge->subordinate &&
10576                             (bridge->subordinate->number ==
10577                              tp->pdev->bus->number)) {
10578
10579                                 tp->tg3_flags2 |= TG3_FLG2_ICH_WORKAROUND;
10580                                 pci_dev_put(bridge);
10581                                 break;
10582                         }
10583                 }
10584         }
10585
10586         /* The EPB bridge inside 5714, 5715, and 5780 cannot support
10587          * DMA addresses > 40-bit. This bridge may have other additional
10588          * 57xx devices behind it in some 4-port NIC designs for example.
10589          * Any tg3 device found behind the bridge will also need the 40-bit
10590          * DMA workaround.
10591          */
10592         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780 ||
10593             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
10594                 tp->tg3_flags2 |= TG3_FLG2_5780_CLASS;
10595                 tp->tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
10596                 tp->msi_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_MSI);
10597         }
10598         else {
10599                 struct pci_dev *bridge = NULL;
10600
10601                 do {
10602                         bridge = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,
10603                                                 PCI_DEVICE_ID_SERVERWORKS_EPB,
10604                                                 bridge);
10605                         if (bridge && bridge->subordinate &&
10606                             (bridge->subordinate->number <=
10607                              tp->pdev->bus->number) &&
10608                             (bridge->subordinate->subordinate >=
10609                              tp->pdev->bus->number)) {
10610                                 tp->tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
10611                                 pci_dev_put(bridge);
10612                                 break;
10613                         }
10614                 } while (bridge);
10615         }
10616
10617         /* Initialize misc host control in PCI block. */
10618         tp->misc_host_ctrl |= (misc_ctrl_reg &
10619                                MISC_HOST_CTRL_CHIPREV);
10620         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
10621                                tp->misc_host_ctrl);
10622
10623         pci_read_config_dword(tp->pdev, TG3PCI_CACHELINESZ,
10624                               &cacheline_sz_reg);
10625
10626         tp->pci_cacheline_sz = (cacheline_sz_reg >>  0) & 0xff;
10627         tp->pci_lat_timer    = (cacheline_sz_reg >>  8) & 0xff;
10628         tp->pci_hdr_type     = (cacheline_sz_reg >> 16) & 0xff;
10629         tp->pci_bist         = (cacheline_sz_reg >> 24) & 0xff;
10630
10631         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
10632             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714))
10633                 tp->pdev_peer = tg3_find_peer(tp);
10634
10635         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
10636             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
10637             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
10638             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
10639             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906 ||
10640             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
10641                 tp->tg3_flags2 |= TG3_FLG2_5750_PLUS;
10642
10643         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) ||
10644             (tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
10645                 tp->tg3_flags2 |= TG3_FLG2_5705_PLUS;
10646
10647         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
10648                 tp->tg3_flags |= TG3_FLAG_SUPPORT_MSI;
10649                 if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_AX ||
10650                     GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_BX ||
10651                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714 &&
10652                      tp->pci_chip_rev_id <= CHIPREV_ID_5714_A2 &&
10653                      tp->pdev_peer == tp->pdev))
10654                         tp->tg3_flags &= ~TG3_FLAG_SUPPORT_MSI;
10655
10656                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
10657                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
10658                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
10659                         tp->tg3_flags2 |= TG3_FLG2_HW_TSO_2;
10660                         tp->tg3_flags2 |= TG3_FLG2_1SHOT_MSI;
10661                 } else {
10662                         tp->tg3_flags2 |= TG3_FLG2_HW_TSO_1 | TG3_FLG2_TSO_BUG;
10663                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
10664                                 ASIC_REV_5750 &&
10665                             tp->pci_chip_rev_id >= CHIPREV_ID_5750_C2)
10666                                 tp->tg3_flags2 &= ~TG3_FLG2_TSO_BUG;
10667                 }
10668         }
10669
10670         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705 &&
10671             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5750 &&
10672             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5752 &&
10673             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5755 &&
10674             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5787 &&
10675             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906)
10676                 tp->tg3_flags2 |= TG3_FLG2_JUMBO_CAPABLE;
10677
10678         pcie_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_EXP);
10679         if (pcie_cap != 0) {
10680                 tp->tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
10681                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
10682                         u16 lnkctl;
10683
10684                         pci_read_config_word(tp->pdev,
10685                                              pcie_cap + PCI_EXP_LNKCTL,
10686                                              &lnkctl);
10687                         if (lnkctl & PCI_EXP_LNKCTL_CLKREQ_EN)
10688                                 tp->tg3_flags2 &= ~TG3_FLG2_HW_TSO_2;
10689                 }
10690         }
10691
10692         /* If we have an AMD 762 or VIA K8T800 chipset, write
10693          * reordering to the mailbox registers done by the host
10694          * controller can cause major troubles.  We read back from
10695          * every mailbox register write to force the writes to be
10696          * posted to the chip in order.
10697          */
10698         if (pci_dev_present(write_reorder_chipsets) &&
10699             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
10700                 tp->tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
10701
10702         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
10703             tp->pci_lat_timer < 64) {
10704                 tp->pci_lat_timer = 64;
10705
10706                 cacheline_sz_reg  = ((tp->pci_cacheline_sz & 0xff) <<  0);
10707                 cacheline_sz_reg |= ((tp->pci_lat_timer    & 0xff) <<  8);
10708                 cacheline_sz_reg |= ((tp->pci_hdr_type     & 0xff) << 16);
10709                 cacheline_sz_reg |= ((tp->pci_bist         & 0xff) << 24);
10710
10711                 pci_write_config_dword(tp->pdev, TG3PCI_CACHELINESZ,
10712                                        cacheline_sz_reg);
10713         }
10714
10715         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
10716                               &pci_state_reg);
10717
10718         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0) {
10719                 tp->tg3_flags |= TG3_FLAG_PCIX_MODE;
10720
10721                 /* If this is a 5700 BX chipset, and we are in PCI-X
10722                  * mode, enable register write workaround.
10723                  *
10724                  * The workaround is to use indirect register accesses
10725                  * for all chip writes not to mailbox registers.
10726                  */
10727                 if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5700_BX) {
10728                         u32 pm_reg;
10729
10730                         tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
10731
10732                         /* The chip can have it's power management PCI config
10733                          * space registers clobbered due to this bug.
10734                          * So explicitly force the chip into D0 here.
10735                          */
10736                         pci_read_config_dword(tp->pdev, TG3PCI_PM_CTRL_STAT,
10737                                               &pm_reg);
10738                         pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
10739                         pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
10740                         pci_write_config_dword(tp->pdev, TG3PCI_PM_CTRL_STAT,
10741                                                pm_reg);
10742
10743                         /* Also, force SERR#/PERR# in PCI command. */
10744                         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
10745                         pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
10746                         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
10747                 }
10748         }
10749
10750         /* 5700 BX chips need to have their TX producer index mailboxes
10751          * written twice to workaround a bug.
10752          */
10753         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5700_BX)
10754                 tp->tg3_flags |= TG3_FLAG_TXD_MBOX_HWBUG;
10755
10756         if ((pci_state_reg & PCISTATE_BUS_SPEED_HIGH) != 0)
10757                 tp->tg3_flags |= TG3_FLAG_PCI_HIGH_SPEED;
10758         if ((pci_state_reg & PCISTATE_BUS_32BIT) != 0)
10759                 tp->tg3_flags |= TG3_FLAG_PCI_32BIT;
10760
10761         /* Chip-specific fixup from Broadcom driver */
10762         if ((tp->pci_chip_rev_id == CHIPREV_ID_5704_A0) &&
10763             (!(pci_state_reg & PCISTATE_RETRY_SAME_DMA))) {
10764                 pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
10765                 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, pci_state_reg);
10766         }
10767
10768         /* Default fast path register access methods */
10769         tp->read32 = tg3_read32;
10770         tp->write32 = tg3_write32;
10771         tp->read32_mbox = tg3_read32;
10772         tp->write32_mbox = tg3_write32;
10773         tp->write32_tx_mbox = tg3_write32;
10774         tp->write32_rx_mbox = tg3_write32;
10775
10776         /* Various workaround register access methods */
10777         if (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG)
10778                 tp->write32 = tg3_write_indirect_reg32;
10779         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
10780                  ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
10781                   tp->pci_chip_rev_id == CHIPREV_ID_5750_A0)) {
10782                 /*
10783                  * Back to back register writes can cause problems on these
10784                  * chips, the workaround is to read back all reg writes
10785                  * except those to mailbox regs.
10786                  *
10787                  * See tg3_write_indirect_reg32().
10788                  */
10789                 tp->write32 = tg3_write_flush_reg32;
10790         }
10791
10792
10793         if ((tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG) ||
10794             (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)) {
10795                 tp->write32_tx_mbox = tg3_write32_tx_mbox;
10796                 if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
10797                         tp->write32_rx_mbox = tg3_write_flush_reg32;
10798         }
10799
10800         if (tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND) {
10801                 tp->read32 = tg3_read_indirect_reg32;
10802                 tp->write32 = tg3_write_indirect_reg32;
10803                 tp->read32_mbox = tg3_read_indirect_mbox;
10804                 tp->write32_mbox = tg3_write_indirect_mbox;
10805                 tp->write32_tx_mbox = tg3_write_indirect_mbox;
10806                 tp->write32_rx_mbox = tg3_write_indirect_mbox;
10807
10808                 iounmap(tp->regs);
10809                 tp->regs = NULL;
10810
10811                 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
10812                 pci_cmd &= ~PCI_COMMAND_MEMORY;
10813                 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
10814         }
10815         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
10816                 tp->read32_mbox = tg3_read32_mbox_5906;
10817                 tp->write32_mbox = tg3_write32_mbox_5906;
10818                 tp->write32_tx_mbox = tg3_write32_mbox_5906;
10819                 tp->write32_rx_mbox = tg3_write32_mbox_5906;
10820         }
10821
10822         if (tp->write32 == tg3_write_indirect_reg32 ||
10823             ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) &&
10824              (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
10825               GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)))
10826                 tp->tg3_flags |= TG3_FLAG_SRAM_USE_CONFIG;
10827
10828         /* Get eeprom hw config before calling tg3_set_power_state().
10829          * In particular, the TG3_FLG2_IS_NIC flag must be
10830          * determined before calling tg3_set_power_state() so that
10831          * we know whether or not to switch out of Vaux power.
10832          * When the flag is set, it means that GPIO1 is used for eeprom
10833          * write protect and also implies that it is a LOM where GPIOs
10834          * are not used to switch power.
10835          */
10836         tg3_get_eeprom_hw_cfg(tp);
10837
10838         /* Set up tp->grc_local_ctrl before calling tg3_set_power_state().
10839          * GPIO1 driven high will bring 5700's external PHY out of reset.
10840          * It is also used as eeprom write protect on LOMs.
10841          */
10842         tp->grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
10843         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
10844             (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT))
10845                 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
10846                                        GRC_LCLCTRL_GPIO_OUTPUT1);
10847         /* Unused GPIO3 must be driven as output on 5752 because there
10848          * are no pull-up resistors on unused GPIO pins.
10849          */
10850         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
10851                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
10852
10853         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
10854                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
10855
10856         /* Force the chip into D0. */
10857         err = tg3_set_power_state(tp, PCI_D0);
10858         if (err) {
10859                 printk(KERN_ERR PFX "(%s) transition to D0 failed\n",
10860                        pci_name(tp->pdev));
10861                 return err;
10862         }
10863
10864         /* 5700 B0 chips do not support checksumming correctly due
10865          * to hardware bugs.
10866          */
10867         if (tp->pci_chip_rev_id == CHIPREV_ID_5700_B0)
10868                 tp->tg3_flags |= TG3_FLAG_BROKEN_CHECKSUMS;
10869
10870         /* Derive initial jumbo mode from MTU assigned in
10871          * ether_setup() via the alloc_etherdev() call
10872          */
10873         if (tp->dev->mtu > ETH_DATA_LEN &&
10874             !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
10875                 tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
10876
10877         /* Determine WakeOnLan speed to use. */
10878         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
10879             tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
10880             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0 ||
10881             tp->pci_chip_rev_id == CHIPREV_ID_5701_B2) {
10882                 tp->tg3_flags &= ~(TG3_FLAG_WOL_SPEED_100MB);
10883         } else {
10884                 tp->tg3_flags |= TG3_FLAG_WOL_SPEED_100MB;
10885         }
10886
10887         /* A few boards don't want Ethernet@WireSpeed phy feature */
10888         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
10889             ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
10890              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) &&
10891              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A1)) ||
10892             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) ||
10893             (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
10894                 tp->tg3_flags2 |= TG3_FLG2_NO_ETH_WIRE_SPEED;
10895
10896         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5703_AX ||
10897             GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_AX)
10898                 tp->tg3_flags2 |= TG3_FLG2_PHY_ADC_BUG;
10899         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0)
10900                 tp->tg3_flags2 |= TG3_FLG2_PHY_5704_A0_BUG;
10901
10902         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
10903                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
10904                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787) {
10905                         if (tp->pdev->device != PCI_DEVICE_ID_TIGON3_5756 &&
10906                             tp->pdev->device != PCI_DEVICE_ID_TIGON3_5722)
10907                                 tp->tg3_flags2 |= TG3_FLG2_PHY_JITTER_BUG;
10908                         if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5755M)
10909                                 tp->tg3_flags2 |= TG3_FLG2_PHY_ADJUST_TRIM;
10910                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906)
10911                         tp->tg3_flags2 |= TG3_FLG2_PHY_BER_BUG;
10912         }
10913
10914         tp->coalesce_mode = 0;
10915         if (GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_AX &&
10916             GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_BX)
10917                 tp->coalesce_mode |= HOSTCC_MODE_32BYTE;
10918
10919         /* Initialize MAC MI mode, polling disabled. */
10920         tw32_f(MAC_MI_MODE, tp->mi_mode);
10921         udelay(80);
10922
10923         /* Initialize data/descriptor byte/word swapping. */
10924         val = tr32(GRC_MODE);
10925         val &= GRC_MODE_HOST_STACKUP;
10926         tw32(GRC_MODE, val | tp->grc_mode);
10927
10928         tg3_switch_clocks(tp);
10929
10930         /* Clear this out for sanity. */
10931         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
10932
10933         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
10934                               &pci_state_reg);
10935         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&
10936             (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) == 0) {
10937                 u32 chiprevid = GET_CHIP_REV_ID(tp->misc_host_ctrl);
10938
10939                 if (chiprevid == CHIPREV_ID_5701_A0 ||
10940                     chiprevid == CHIPREV_ID_5701_B0 ||
10941                     chiprevid == CHIPREV_ID_5701_B2 ||
10942                     chiprevid == CHIPREV_ID_5701_B5) {
10943                         void __iomem *sram_base;
10944
10945                         /* Write some dummy words into the SRAM status block
10946                          * area, see if it reads back correctly.  If the return
10947                          * value is bad, force enable the PCIX workaround.
10948                          */
10949                         sram_base = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
10950
10951                         writel(0x00000000, sram_base);
10952                         writel(0x00000000, sram_base + 4);
10953                         writel(0xffffffff, sram_base + 4);
10954                         if (readl(sram_base) != 0x00000000)
10955                                 tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
10956                 }
10957         }
10958
10959         udelay(50);
10960         tg3_nvram_init(tp);
10961
10962         grc_misc_cfg = tr32(GRC_MISC_CFG);
10963         grc_misc_cfg &= GRC_MISC_CFG_BOARD_ID_MASK;
10964
10965         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
10966             (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
10967              grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
10968                 tp->tg3_flags2 |= TG3_FLG2_IS_5788;
10969
10970         if (!(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
10971             (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700))
10972                 tp->tg3_flags |= TG3_FLAG_TAGGED_STATUS;
10973         if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
10974                 tp->coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
10975                                       HOSTCC_MODE_CLRTICK_TXBD);
10976
10977                 tp->misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
10978                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
10979                                        tp->misc_host_ctrl);
10980         }
10981
10982         /* these are limited to 10/100 only */
10983         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
10984              (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
10985             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
10986              tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
10987              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901 ||
10988               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901_2 ||
10989               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5705F)) ||
10990             (tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
10991              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5751F ||
10992               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5753F ||
10993               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5787F)) ||
10994             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
10995                 tp->tg3_flags |= TG3_FLAG_10_100_ONLY;
10996
10997         err = tg3_phy_probe(tp);
10998         if (err) {
10999                 printk(KERN_ERR PFX "(%s) phy probe failed, err %d\n",
11000                        pci_name(tp->pdev), err);
11001                 /* ... but do not return immediately ... */
11002         }
11003
11004         tg3_read_partno(tp);
11005         tg3_read_fw_ver(tp);
11006
11007         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
11008                 tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
11009         } else {
11010                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
11011                         tp->tg3_flags |= TG3_FLAG_USE_MI_INTERRUPT;
11012                 else
11013                         tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
11014         }
11015
11016         /* 5700 {AX,BX} chips have a broken status block link
11017          * change bit implementation, so we must use the
11018          * status register in those cases.
11019          */
11020         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
11021                 tp->tg3_flags |= TG3_FLAG_USE_LINKCHG_REG;
11022         else
11023                 tp->tg3_flags &= ~TG3_FLAG_USE_LINKCHG_REG;
11024
11025         /* The led_ctrl is set during tg3_phy_probe, here we might
11026          * have to force the link status polling mechanism based
11027          * upon subsystem IDs.
11028          */
11029         if (tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL &&
11030             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 &&
11031             !(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
11032                 tp->tg3_flags |= (TG3_FLAG_USE_MI_INTERRUPT |
11033                                   TG3_FLAG_USE_LINKCHG_REG);
11034         }
11035
11036         /* For all SERDES we poll the MAC status register. */
11037         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
11038                 tp->tg3_flags |= TG3_FLAG_POLL_SERDES;
11039         else
11040                 tp->tg3_flags &= ~TG3_FLAG_POLL_SERDES;
11041
11042         /* All chips before 5787 can get confused if TX buffers
11043          * straddle the 4GB address boundary in some cases.
11044          */
11045         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
11046             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
11047             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
11048                 tp->dev->hard_start_xmit = tg3_start_xmit;
11049         else
11050                 tp->dev->hard_start_xmit = tg3_start_xmit_dma_bug;
11051
11052         tp->rx_offset = 2;
11053         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 &&
11054             (tp->tg3_flags & TG3_FLAG_PCIX_MODE) != 0)
11055                 tp->rx_offset = 0;
11056
11057         tp->rx_std_max_post = TG3_RX_RING_SIZE;
11058
11059         /* Increment the rx prod index on the rx std ring by at most
11060          * 8 for these chips to workaround hw errata.
11061          */
11062         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
11063             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
11064             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
11065                 tp->rx_std_max_post = 8;
11066
11067         /* By default, disable wake-on-lan.  User can change this
11068          * using ETHTOOL_SWOL.
11069          */
11070         tp->tg3_flags &= ~TG3_FLAG_WOL_ENABLE;
11071
11072         if (tp->tg3_flags & TG3_FLAG_ASPM_WORKAROUND)
11073                 tp->pwrmgmt_thresh = tr32(PCIE_PWR_MGMT_THRESH) &
11074                                      PCIE_PWR_MGMT_L1_THRESH_MSK;
11075
11076         return err;
11077 }
11078
11079 #ifdef CONFIG_SPARC
11080 static int __devinit tg3_get_macaddr_sparc(struct tg3 *tp)
11081 {
11082         struct net_device *dev = tp->dev;
11083         struct pci_dev *pdev = tp->pdev;
11084         struct device_node *dp = pci_device_to_OF_node(pdev);
11085         const unsigned char *addr;
11086         int len;
11087
11088         addr = of_get_property(dp, "local-mac-address", &len);
11089         if (addr && len == 6) {
11090                 memcpy(dev->dev_addr, addr, 6);
11091                 memcpy(dev->perm_addr, dev->dev_addr, 6);
11092                 return 0;
11093         }
11094         return -ENODEV;
11095 }
11096
11097 static int __devinit tg3_get_default_macaddr_sparc(struct tg3 *tp)
11098 {
11099         struct net_device *dev = tp->dev;
11100
11101         memcpy(dev->dev_addr, idprom->id_ethaddr, 6);
11102         memcpy(dev->perm_addr, idprom->id_ethaddr, 6);
11103         return 0;
11104 }
11105 #endif
11106
11107 static int __devinit tg3_get_device_address(struct tg3 *tp)
11108 {
11109         struct net_device *dev = tp->dev;
11110         u32 hi, lo, mac_offset;
11111         int addr_ok = 0;
11112
11113 #ifdef CONFIG_SPARC
11114         if (!tg3_get_macaddr_sparc(tp))
11115                 return 0;
11116 #endif
11117
11118         mac_offset = 0x7c;
11119         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
11120             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
11121                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
11122                         mac_offset = 0xcc;
11123                 if (tg3_nvram_lock(tp))
11124                         tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
11125                 else
11126                         tg3_nvram_unlock(tp);
11127         }
11128         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
11129                 mac_offset = 0x10;
11130
11131         /* First try to get it from MAC address mailbox. */
11132         tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &hi);
11133         if ((hi >> 16) == 0x484b) {
11134                 dev->dev_addr[0] = (hi >>  8) & 0xff;
11135                 dev->dev_addr[1] = (hi >>  0) & 0xff;
11136
11137                 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &lo);
11138                 dev->dev_addr[2] = (lo >> 24) & 0xff;
11139                 dev->dev_addr[3] = (lo >> 16) & 0xff;
11140                 dev->dev_addr[4] = (lo >>  8) & 0xff;
11141                 dev->dev_addr[5] = (lo >>  0) & 0xff;
11142
11143                 /* Some old bootcode may report a 0 MAC address in SRAM */
11144                 addr_ok = is_valid_ether_addr(&dev->dev_addr[0]);
11145         }
11146         if (!addr_ok) {
11147                 /* Next, try NVRAM. */
11148                 if (!tg3_nvram_read(tp, mac_offset + 0, &hi) &&
11149                     !tg3_nvram_read(tp, mac_offset + 4, &lo)) {
11150                         dev->dev_addr[0] = ((hi >> 16) & 0xff);
11151                         dev->dev_addr[1] = ((hi >> 24) & 0xff);
11152                         dev->dev_addr[2] = ((lo >>  0) & 0xff);
11153                         dev->dev_addr[3] = ((lo >>  8) & 0xff);
11154                         dev->dev_addr[4] = ((lo >> 16) & 0xff);
11155                         dev->dev_addr[5] = ((lo >> 24) & 0xff);
11156                 }
11157                 /* Finally just fetch it out of the MAC control regs. */
11158                 else {
11159                         hi = tr32(MAC_ADDR_0_HIGH);
11160                         lo = tr32(MAC_ADDR_0_LOW);
11161
11162                         dev->dev_addr[5] = lo & 0xff;
11163                         dev->dev_addr[4] = (lo >> 8) & 0xff;
11164                         dev->dev_addr[3] = (lo >> 16) & 0xff;
11165                         dev->dev_addr[2] = (lo >> 24) & 0xff;
11166                         dev->dev_addr[1] = hi & 0xff;
11167                         dev->dev_addr[0] = (hi >> 8) & 0xff;
11168                 }
11169         }
11170
11171         if (!is_valid_ether_addr(&dev->dev_addr[0])) {
11172 #ifdef CONFIG_SPARC64
11173                 if (!tg3_get_default_macaddr_sparc(tp))
11174                         return 0;
11175 #endif
11176                 return -EINVAL;
11177         }
11178         memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
11179         return 0;
11180 }
11181
11182 #define BOUNDARY_SINGLE_CACHELINE       1
11183 #define BOUNDARY_MULTI_CACHELINE        2
11184
11185 static u32 __devinit tg3_calc_dma_bndry(struct tg3 *tp, u32 val)
11186 {
11187         int cacheline_size;
11188         u8 byte;
11189         int goal;
11190
11191         pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE, &byte);
11192         if (byte == 0)
11193                 cacheline_size = 1024;
11194         else
11195                 cacheline_size = (int) byte * 4;
11196
11197         /* On 5703 and later chips, the boundary bits have no
11198          * effect.
11199          */
11200         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
11201             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701 &&
11202             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
11203                 goto out;
11204
11205 #if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)
11206         goal = BOUNDARY_MULTI_CACHELINE;
11207 #else
11208 #if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)
11209         goal = BOUNDARY_SINGLE_CACHELINE;
11210 #else
11211         goal = 0;
11212 #endif
11213 #endif
11214
11215         if (!goal)
11216                 goto out;
11217
11218         /* PCI controllers on most RISC systems tend to disconnect
11219          * when a device tries to burst across a cache-line boundary.
11220          * Therefore, letting tg3 do so just wastes PCI bandwidth.
11221          *
11222          * Unfortunately, for PCI-E there are only limited
11223          * write-side controls for this, and thus for reads
11224          * we will still get the disconnects.  We'll also waste
11225          * these PCI cycles for both read and write for chips
11226          * other than 5700 and 5701 which do not implement the
11227          * boundary bits.
11228          */
11229         if ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) &&
11230             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
11231                 switch (cacheline_size) {
11232                 case 16:
11233                 case 32:
11234                 case 64:
11235                 case 128:
11236                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11237                                 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
11238                                         DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
11239                         } else {
11240                                 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
11241                                         DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
11242                         }
11243                         break;
11244
11245                 case 256:
11246                         val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
11247                                 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
11248                         break;
11249
11250                 default:
11251                         val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
11252                                 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
11253                         break;
11254                 };
11255         } else if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
11256                 switch (cacheline_size) {
11257                 case 16:
11258                 case 32:
11259                 case 64:
11260                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11261                                 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
11262                                 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
11263                                 break;
11264                         }
11265                         /* fallthrough */
11266                 case 128:
11267                 default:
11268                         val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
11269                         val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
11270                         break;
11271                 };
11272         } else {
11273                 switch (cacheline_size) {
11274                 case 16:
11275                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11276                                 val |= (DMA_RWCTRL_READ_BNDRY_16 |
11277                                         DMA_RWCTRL_WRITE_BNDRY_16);
11278                                 break;
11279                         }
11280                         /* fallthrough */
11281                 case 32:
11282                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11283                                 val |= (DMA_RWCTRL_READ_BNDRY_32 |
11284                                         DMA_RWCTRL_WRITE_BNDRY_32);
11285                                 break;
11286                         }
11287                         /* fallthrough */
11288                 case 64:
11289                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11290                                 val |= (DMA_RWCTRL_READ_BNDRY_64 |
11291                                         DMA_RWCTRL_WRITE_BNDRY_64);
11292                                 break;
11293                         }
11294                         /* fallthrough */
11295                 case 128:
11296                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
11297                                 val |= (DMA_RWCTRL_READ_BNDRY_128 |
11298                                         DMA_RWCTRL_WRITE_BNDRY_128);
11299                                 break;
11300                         }
11301                         /* fallthrough */
11302                 case 256:
11303                         val |= (DMA_RWCTRL_READ_BNDRY_256 |
11304                                 DMA_RWCTRL_WRITE_BNDRY_256);
11305                         break;
11306                 case 512:
11307                         val |= (DMA_RWCTRL_READ_BNDRY_512 |
11308                                 DMA_RWCTRL_WRITE_BNDRY_512);
11309                         break;
11310                 case 1024:
11311                 default:
11312                         val |= (DMA_RWCTRL_READ_BNDRY_1024 |
11313                                 DMA_RWCTRL_WRITE_BNDRY_1024);
11314                         break;
11315                 };
11316         }
11317
11318 out:
11319         return val;
11320 }
11321
11322 static int __devinit tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dma, int size, int to_device)
11323 {
11324         struct tg3_internal_buffer_desc test_desc;
11325         u32 sram_dma_descs;
11326         int i, ret;
11327
11328         sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
11329
11330         tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
11331         tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
11332         tw32(RDMAC_STATUS, 0);
11333         tw32(WDMAC_STATUS, 0);
11334
11335         tw32(BUFMGR_MODE, 0);
11336         tw32(FTQ_RESET, 0);
11337
11338         test_desc.addr_hi = ((u64) buf_dma) >> 32;
11339         test_desc.addr_lo = buf_dma & 0xffffffff;
11340         test_desc.nic_mbuf = 0x00002100;
11341         test_desc.len = size;
11342
11343         /*
11344          * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz
11345          * the *second* time the tg3 driver was getting loaded after an
11346          * initial scan.
11347          *
11348          * Broadcom tells me:
11349          *   ...the DMA engine is connected to the GRC block and a DMA
11350          *   reset may affect the GRC block in some unpredictable way...
11351          *   The behavior of resets to individual blocks has not been tested.
11352          *
11353          * Broadcom noted the GRC reset will also reset all sub-components.
11354          */
11355         if (to_device) {
11356                 test_desc.cqid_sqid = (13 << 8) | 2;
11357
11358                 tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
11359                 udelay(40);
11360         } else {
11361                 test_desc.cqid_sqid = (16 << 8) | 7;
11362
11363                 tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
11364                 udelay(40);
11365         }
11366         test_desc.flags = 0x00000005;
11367
11368         for (i = 0; i < (sizeof(test_desc) / sizeof(u32)); i++) {
11369                 u32 val;
11370
11371                 val = *(((u32 *)&test_desc) + i);
11372                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR,
11373                                        sram_dma_descs + (i * sizeof(u32)));
11374                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
11375         }
11376         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
11377
11378         if (to_device) {
11379                 tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
11380         } else {
11381                 tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
11382         }
11383
11384         ret = -ENODEV;
11385         for (i = 0; i < 40; i++) {
11386                 u32 val;
11387
11388                 if (to_device)
11389                         val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
11390                 else
11391                         val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
11392                 if ((val & 0xffff) == sram_dma_descs) {
11393                         ret = 0;
11394                         break;
11395                 }
11396
11397                 udelay(100);
11398         }
11399
11400         return ret;
11401 }
11402
11403 #define TEST_BUFFER_SIZE        0x2000
11404
11405 static int __devinit tg3_test_dma(struct tg3 *tp)
11406 {
11407         dma_addr_t buf_dma;
11408         u32 *buf, saved_dma_rwctrl;
11409         int ret;
11410
11411         buf = pci_alloc_consistent(tp->pdev, TEST_BUFFER_SIZE, &buf_dma);
11412         if (!buf) {
11413                 ret = -ENOMEM;
11414                 goto out_nofree;
11415         }
11416
11417         tp->dma_rwctrl = ((0x7 << DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
11418                           (0x6 << DMA_RWCTRL_PCI_READ_CMD_SHIFT));
11419
11420         tp->dma_rwctrl = tg3_calc_dma_bndry(tp, tp->dma_rwctrl);
11421
11422         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
11423                 /* DMA read watermark not used on PCIE */
11424                 tp->dma_rwctrl |= 0x00180000;
11425         } else if (!(tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
11426                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 ||
11427                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)
11428                         tp->dma_rwctrl |= 0x003f0000;
11429                 else
11430                         tp->dma_rwctrl |= 0x003f000f;
11431         } else {
11432                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
11433                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
11434                         u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) & 0x1f);
11435                         u32 read_water = 0x7;
11436
11437                         /* If the 5704 is behind the EPB bridge, we can
11438                          * do the less restrictive ONE_DMA workaround for
11439                          * better performance.
11440                          */
11441                         if ((tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG) &&
11442                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
11443                                 tp->dma_rwctrl |= 0x8000;
11444                         else if (ccval == 0x6 || ccval == 0x7)
11445                                 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
11446
11447                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703)
11448                                 read_water = 4;
11449                         /* Set bit 23 to enable PCIX hw bug fix */
11450                         tp->dma_rwctrl |=
11451                                 (read_water << DMA_RWCTRL_READ_WATER_SHIFT) |
11452                                 (0x3 << DMA_RWCTRL_WRITE_WATER_SHIFT) |
11453                                 (1 << 23);
11454                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
11455                         /* 5780 always in PCIX mode */
11456                         tp->dma_rwctrl |= 0x00144000;
11457                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
11458                         /* 5714 always in PCIX mode */
11459                         tp->dma_rwctrl |= 0x00148000;
11460                 } else {
11461                         tp->dma_rwctrl |= 0x001b000f;
11462                 }
11463         }
11464
11465         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
11466             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
11467                 tp->dma_rwctrl &= 0xfffffff0;
11468
11469         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
11470             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
11471                 /* Remove this if it causes problems for some boards. */
11472                 tp->dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
11473
11474                 /* On 5700/5701 chips, we need to set this bit.
11475                  * Otherwise the chip will issue cacheline transactions
11476                  * to streamable DMA memory with not all the byte
11477                  * enables turned on.  This is an error on several
11478                  * RISC PCI controllers, in particular sparc64.
11479                  *
11480                  * On 5703/5704 chips, this bit has been reassigned
11481                  * a different meaning.  In particular, it is used
11482                  * on those chips to enable a PCI-X workaround.
11483                  */
11484                 tp->dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
11485         }
11486
11487         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
11488
11489 #if 0
11490         /* Unneeded, already done by tg3_get_invariants.  */
11491         tg3_switch_clocks(tp);
11492 #endif
11493
11494         ret = 0;
11495         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
11496             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701)
11497                 goto out;
11498
11499         /* It is best to perform DMA test with maximum write burst size
11500          * to expose the 5700/5701 write DMA bug.
11501          */
11502         saved_dma_rwctrl = tp->dma_rwctrl;
11503         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
11504         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
11505
11506         while (1) {
11507                 u32 *p = buf, i;
11508
11509                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++)
11510                         p[i] = i;
11511
11512                 /* Send the buffer to the chip. */
11513                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 1);
11514                 if (ret) {
11515                         printk(KERN_ERR "tg3_test_dma() Write the buffer failed %d\n", ret);
11516                         break;
11517                 }
11518
11519 #if 0
11520                 /* validate data reached card RAM correctly. */
11521                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
11522                         u32 val;
11523                         tg3_read_mem(tp, 0x2100 + (i*4), &val);
11524                         if (le32_to_cpu(val) != p[i]) {
11525                                 printk(KERN_ERR "  tg3_test_dma()  Card buffer corrupted on write! (%d != %d)\n", val, i);
11526                                 /* ret = -ENODEV here? */
11527                         }
11528                         p[i] = 0;
11529                 }
11530 #endif
11531                 /* Now read it back. */
11532                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 0);
11533                 if (ret) {
11534                         printk(KERN_ERR "tg3_test_dma() Read the buffer failed %d\n", ret);
11535
11536                         break;
11537                 }
11538
11539                 /* Verify it. */
11540                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
11541                         if (p[i] == i)
11542                                 continue;
11543
11544                         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
11545                             DMA_RWCTRL_WRITE_BNDRY_16) {
11546                                 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
11547                                 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
11548                                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
11549                                 break;
11550                         } else {
11551                                 printk(KERN_ERR "tg3_test_dma() buffer corrupted on read back! (%d != %d)\n", p[i], i);
11552                                 ret = -ENODEV;
11553                                 goto out;
11554                         }
11555                 }
11556
11557                 if (i == (TEST_BUFFER_SIZE / sizeof(u32))) {
11558                         /* Success. */
11559                         ret = 0;
11560                         break;
11561                 }
11562         }
11563         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
11564             DMA_RWCTRL_WRITE_BNDRY_16) {
11565                 static struct pci_device_id dma_wait_state_chipsets[] = {
11566                         { PCI_DEVICE(PCI_VENDOR_ID_APPLE,
11567                                      PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
11568                         { },
11569                 };
11570
11571                 /* DMA test passed without adjusting DMA boundary,
11572                  * now look for chipsets that are known to expose the
11573                  * DMA bug without failing the test.
11574                  */
11575                 if (pci_dev_present(dma_wait_state_chipsets)) {
11576                         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
11577                         tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
11578                 }
11579                 else
11580                         /* Safe to use the calculated DMA boundary. */
11581                         tp->dma_rwctrl = saved_dma_rwctrl;
11582
11583                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
11584         }
11585
11586 out:
11587         pci_free_consistent(tp->pdev, TEST_BUFFER_SIZE, buf, buf_dma);
11588 out_nofree:
11589         return ret;
11590 }
11591
11592 static void __devinit tg3_init_link_config(struct tg3 *tp)
11593 {
11594         tp->link_config.advertising =
11595                 (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
11596                  ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
11597                  ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full |
11598                  ADVERTISED_Autoneg | ADVERTISED_MII);
11599         tp->link_config.speed = SPEED_INVALID;
11600         tp->link_config.duplex = DUPLEX_INVALID;
11601         tp->link_config.autoneg = AUTONEG_ENABLE;
11602         tp->link_config.active_speed = SPEED_INVALID;
11603         tp->link_config.active_duplex = DUPLEX_INVALID;
11604         tp->link_config.phy_is_low_power = 0;
11605         tp->link_config.orig_speed = SPEED_INVALID;
11606         tp->link_config.orig_duplex = DUPLEX_INVALID;
11607         tp->link_config.orig_autoneg = AUTONEG_INVALID;
11608 }
11609
11610 static void __devinit tg3_init_bufmgr_config(struct tg3 *tp)
11611 {
11612         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
11613                 tp->bufmgr_config.mbuf_read_dma_low_water =
11614                         DEFAULT_MB_RDMA_LOW_WATER_5705;
11615                 tp->bufmgr_config.mbuf_mac_rx_low_water =
11616                         DEFAULT_MB_MACRX_LOW_WATER_5705;
11617                 tp->bufmgr_config.mbuf_high_water =
11618                         DEFAULT_MB_HIGH_WATER_5705;
11619                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
11620                         tp->bufmgr_config.mbuf_mac_rx_low_water =
11621                                 DEFAULT_MB_MACRX_LOW_WATER_5906;
11622                         tp->bufmgr_config.mbuf_high_water =
11623                                 DEFAULT_MB_HIGH_WATER_5906;
11624                 }
11625
11626                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
11627                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
11628                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
11629                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
11630                 tp->bufmgr_config.mbuf_high_water_jumbo =
11631                         DEFAULT_MB_HIGH_WATER_JUMBO_5780;
11632         } else {
11633                 tp->bufmgr_config.mbuf_read_dma_low_water =
11634                         DEFAULT_MB_RDMA_LOW_WATER;
11635                 tp->bufmgr_config.mbuf_mac_rx_low_water =
11636                         DEFAULT_MB_MACRX_LOW_WATER;
11637                 tp->bufmgr_config.mbuf_high_water =
11638                         DEFAULT_MB_HIGH_WATER;
11639
11640                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
11641                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
11642                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
11643                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
11644                 tp->bufmgr_config.mbuf_high_water_jumbo =
11645                         DEFAULT_MB_HIGH_WATER_JUMBO;
11646         }
11647
11648         tp->bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
11649         tp->bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
11650 }
11651
11652 static char * __devinit tg3_phy_string(struct tg3 *tp)
11653 {
11654         switch (tp->phy_id & PHY_ID_MASK) {
11655         case PHY_ID_BCM5400:    return "5400";
11656         case PHY_ID_BCM5401:    return "5401";
11657         case PHY_ID_BCM5411:    return "5411";
11658         case PHY_ID_BCM5701:    return "5701";
11659         case PHY_ID_BCM5703:    return "5703";
11660         case PHY_ID_BCM5704:    return "5704";
11661         case PHY_ID_BCM5705:    return "5705";
11662         case PHY_ID_BCM5750:    return "5750";
11663         case PHY_ID_BCM5752:    return "5752";
11664         case PHY_ID_BCM5714:    return "5714";
11665         case PHY_ID_BCM5780:    return "5780";
11666         case PHY_ID_BCM5755:    return "5755";
11667         case PHY_ID_BCM5787:    return "5787";
11668         case PHY_ID_BCM5756:    return "5722/5756";
11669         case PHY_ID_BCM5906:    return "5906";
11670         case PHY_ID_BCM8002:    return "8002/serdes";
11671         case 0:                 return "serdes";
11672         default:                return "unknown";
11673         };
11674 }
11675
11676 static char * __devinit tg3_bus_string(struct tg3 *tp, char *str)
11677 {
11678         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
11679                 strcpy(str, "PCI Express");
11680                 return str;
11681         } else if (tp->tg3_flags & TG3_FLAG_PCIX_MODE) {
11682                 u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL) & 0x1f;
11683
11684                 strcpy(str, "PCIX:");
11685
11686                 if ((clock_ctrl == 7) ||
11687                     ((tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK) ==
11688                      GRC_MISC_CFG_BOARD_ID_5704CIOBE))
11689                         strcat(str, "133MHz");
11690                 else if (clock_ctrl == 0)
11691                         strcat(str, "33MHz");
11692                 else if (clock_ctrl == 2)
11693                         strcat(str, "50MHz");
11694                 else if (clock_ctrl == 4)
11695                         strcat(str, "66MHz");
11696                 else if (clock_ctrl == 6)
11697                         strcat(str, "100MHz");
11698         } else {
11699                 strcpy(str, "PCI:");
11700                 if (tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED)
11701                         strcat(str, "66MHz");
11702                 else
11703                         strcat(str, "33MHz");
11704         }
11705         if (tp->tg3_flags & TG3_FLAG_PCI_32BIT)
11706                 strcat(str, ":32-bit");
11707         else
11708                 strcat(str, ":64-bit");
11709         return str;
11710 }
11711
11712 static struct pci_dev * __devinit tg3_find_peer(struct tg3 *tp)
11713 {
11714         struct pci_dev *peer;
11715         unsigned int func, devnr = tp->pdev->devfn & ~7;
11716
11717         for (func = 0; func < 8; func++) {
11718                 peer = pci_get_slot(tp->pdev->bus, devnr | func);
11719                 if (peer && peer != tp->pdev)
11720                         break;
11721                 pci_dev_put(peer);
11722         }
11723         /* 5704 can be configured in single-port mode, set peer to
11724          * tp->pdev in that case.
11725          */
11726         if (!peer) {
11727                 peer = tp->pdev;
11728                 return peer;
11729         }
11730
11731         /*
11732          * We don't need to keep the refcount elevated; there's no way
11733          * to remove one half of this device without removing the other
11734          */
11735         pci_dev_put(peer);
11736
11737         return peer;
11738 }
11739
11740 static void __devinit tg3_init_coal(struct tg3 *tp)
11741 {
11742         struct ethtool_coalesce *ec = &tp->coal;
11743
11744         memset(ec, 0, sizeof(*ec));
11745         ec->cmd = ETHTOOL_GCOALESCE;
11746         ec->rx_coalesce_usecs = LOW_RXCOL_TICKS;
11747         ec->tx_coalesce_usecs = LOW_TXCOL_TICKS;
11748         ec->rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
11749         ec->tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
11750         ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
11751         ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
11752         ec->rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
11753         ec->tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
11754         ec->stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
11755
11756         if (tp->coalesce_mode & (HOSTCC_MODE_CLRTICK_RXBD |
11757                                  HOSTCC_MODE_CLRTICK_TXBD)) {
11758                 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
11759                 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
11760                 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
11761                 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
11762         }
11763
11764         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
11765                 ec->rx_coalesce_usecs_irq = 0;
11766                 ec->tx_coalesce_usecs_irq = 0;
11767                 ec->stats_block_coalesce_usecs = 0;
11768         }
11769 }
11770
11771 static int __devinit tg3_init_one(struct pci_dev *pdev,
11772                                   const struct pci_device_id *ent)
11773 {
11774         static int tg3_version_printed = 0;
11775         unsigned long tg3reg_base, tg3reg_len;
11776         struct net_device *dev;
11777         struct tg3 *tp;
11778         int i, err, pm_cap;
11779         char str[40];
11780         u64 dma_mask, persist_dma_mask;
11781
11782         if (tg3_version_printed++ == 0)
11783                 printk(KERN_INFO "%s", version);
11784
11785         err = pci_enable_device(pdev);
11786         if (err) {
11787                 printk(KERN_ERR PFX "Cannot enable PCI device, "
11788                        "aborting.\n");
11789                 return err;
11790         }
11791
11792         if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
11793                 printk(KERN_ERR PFX "Cannot find proper PCI device "
11794                        "base address, aborting.\n");
11795                 err = -ENODEV;
11796                 goto err_out_disable_pdev;
11797         }
11798
11799         err = pci_request_regions(pdev, DRV_MODULE_NAME);
11800         if (err) {
11801                 printk(KERN_ERR PFX "Cannot obtain PCI resources, "
11802                        "aborting.\n");
11803                 goto err_out_disable_pdev;
11804         }
11805
11806         pci_set_master(pdev);
11807
11808         /* Find power-management capability. */
11809         pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
11810         if (pm_cap == 0) {
11811                 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
11812                        "aborting.\n");
11813                 err = -EIO;
11814                 goto err_out_free_res;
11815         }
11816
11817         tg3reg_base = pci_resource_start(pdev, 0);
11818         tg3reg_len = pci_resource_len(pdev, 0);
11819
11820         dev = alloc_etherdev(sizeof(*tp));
11821         if (!dev) {
11822                 printk(KERN_ERR PFX "Etherdev alloc failed, aborting.\n");
11823                 err = -ENOMEM;
11824                 goto err_out_free_res;
11825         }
11826
11827         SET_NETDEV_DEV(dev, &pdev->dev);
11828
11829 #if TG3_VLAN_TAG_USED
11830         dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
11831         dev->vlan_rx_register = tg3_vlan_rx_register;
11832 #endif
11833
11834         tp = netdev_priv(dev);
11835         tp->pdev = pdev;
11836         tp->dev = dev;
11837         tp->pm_cap = pm_cap;
11838         tp->mac_mode = TG3_DEF_MAC_MODE;
11839         tp->rx_mode = TG3_DEF_RX_MODE;
11840         tp->tx_mode = TG3_DEF_TX_MODE;
11841         tp->mi_mode = MAC_MI_MODE_BASE;
11842         if (tg3_debug > 0)
11843                 tp->msg_enable = tg3_debug;
11844         else
11845                 tp->msg_enable = TG3_DEF_MSG_ENABLE;
11846
11847         /* The word/byte swap controls here control register access byte
11848          * swapping.  DMA data byte swapping is controlled in the GRC_MODE
11849          * setting below.
11850          */
11851         tp->misc_host_ctrl =
11852                 MISC_HOST_CTRL_MASK_PCI_INT |
11853                 MISC_HOST_CTRL_WORD_SWAP |
11854                 MISC_HOST_CTRL_INDIR_ACCESS |
11855                 MISC_HOST_CTRL_PCISTATE_RW;
11856
11857         /* The NONFRM (non-frame) byte/word swap controls take effect
11858          * on descriptor entries, anything which isn't packet data.
11859          *
11860          * The StrongARM chips on the board (one for tx, one for rx)
11861          * are running in big-endian mode.
11862          */
11863         tp->grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
11864                         GRC_MODE_WSWAP_NONFRM_DATA);
11865 #ifdef __BIG_ENDIAN
11866         tp->grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
11867 #endif
11868         spin_lock_init(&tp->lock);
11869         spin_lock_init(&tp->indirect_lock);
11870         INIT_WORK(&tp->reset_task, tg3_reset_task);
11871
11872         tp->regs = ioremap_nocache(tg3reg_base, tg3reg_len);
11873         if (!tp->regs) {
11874                 printk(KERN_ERR PFX "Cannot map device registers, "
11875                        "aborting.\n");
11876                 err = -ENOMEM;
11877                 goto err_out_free_dev;
11878         }
11879
11880         tg3_init_link_config(tp);
11881
11882         tp->rx_pending = TG3_DEF_RX_RING_PENDING;
11883         tp->rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
11884         tp->tx_pending = TG3_DEF_TX_RING_PENDING;
11885
11886         dev->open = tg3_open;
11887         dev->stop = tg3_close;
11888         dev->get_stats = tg3_get_stats;
11889         dev->set_multicast_list = tg3_set_rx_mode;
11890         dev->set_mac_address = tg3_set_mac_addr;
11891         dev->do_ioctl = tg3_ioctl;
11892         dev->tx_timeout = tg3_tx_timeout;
11893         netif_napi_add(dev, &tp->napi, tg3_poll, 64);
11894         dev->ethtool_ops = &tg3_ethtool_ops;
11895         dev->watchdog_timeo = TG3_TX_TIMEOUT;
11896         dev->change_mtu = tg3_change_mtu;
11897         dev->irq = pdev->irq;
11898 #ifdef CONFIG_NET_POLL_CONTROLLER
11899         dev->poll_controller = tg3_poll_controller;
11900 #endif
11901
11902         err = tg3_get_invariants(tp);
11903         if (err) {
11904                 printk(KERN_ERR PFX "Problem fetching invariants of chip, "
11905                        "aborting.\n");
11906                 goto err_out_iounmap;
11907         }
11908
11909         /* The EPB bridge inside 5714, 5715, and 5780 and any
11910          * device behind the EPB cannot support DMA addresses > 40-bit.
11911          * On 64-bit systems with IOMMU, use 40-bit dma_mask.
11912          * On 64-bit systems without IOMMU, use 64-bit dma_mask and
11913          * do DMA address check in tg3_start_xmit().
11914          */
11915         if (tp->tg3_flags2 & TG3_FLG2_IS_5788)
11916                 persist_dma_mask = dma_mask = DMA_32BIT_MASK;
11917         else if (tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG) {
11918                 persist_dma_mask = dma_mask = DMA_40BIT_MASK;
11919 #ifdef CONFIG_HIGHMEM
11920                 dma_mask = DMA_64BIT_MASK;
11921 #endif
11922         } else
11923                 persist_dma_mask = dma_mask = DMA_64BIT_MASK;
11924
11925         /* Configure DMA attributes. */
11926         if (dma_mask > DMA_32BIT_MASK) {
11927                 err = pci_set_dma_mask(pdev, dma_mask);
11928                 if (!err) {
11929                         dev->features |= NETIF_F_HIGHDMA;
11930                         err = pci_set_consistent_dma_mask(pdev,
11931                                                           persist_dma_mask);
11932                         if (err < 0) {
11933                                 printk(KERN_ERR PFX "Unable to obtain 64 bit "
11934                                        "DMA for consistent allocations\n");
11935                                 goto err_out_iounmap;
11936                         }
11937                 }
11938         }
11939         if (err || dma_mask == DMA_32BIT_MASK) {
11940                 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
11941                 if (err) {
11942                         printk(KERN_ERR PFX "No usable DMA configuration, "
11943                                "aborting.\n");
11944                         goto err_out_iounmap;
11945                 }
11946         }
11947
11948         tg3_init_bufmgr_config(tp);
11949
11950         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
11951                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
11952         }
11953         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
11954             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
11955             tp->pci_chip_rev_id == CHIPREV_ID_5705_A0 ||
11956             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906 ||
11957             (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0) {
11958                 tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
11959         } else {
11960                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE | TG3_FLG2_TSO_BUG;
11961         }
11962
11963         /* TSO is on by default on chips that support hardware TSO.
11964          * Firmware TSO on older chips gives lower performance, so it
11965          * is off by default, but can be enabled using ethtool.
11966          */
11967         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
11968                 dev->features |= NETIF_F_TSO;
11969                 if ((tp->tg3_flags2 & TG3_FLG2_HW_TSO_2) &&
11970                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5906))
11971                         dev->features |= NETIF_F_TSO6;
11972         }
11973
11974
11975         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 &&
11976             !(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) &&
11977             !(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH)) {
11978                 tp->tg3_flags2 |= TG3_FLG2_MAX_RXPEND_64;
11979                 tp->rx_pending = 63;
11980         }
11981
11982         err = tg3_get_device_address(tp);
11983         if (err) {
11984                 printk(KERN_ERR PFX "Could not obtain valid ethernet address, "
11985                        "aborting.\n");
11986                 goto err_out_iounmap;
11987         }
11988
11989         /*
11990          * Reset chip in case UNDI or EFI driver did not shutdown
11991          * DMA self test will enable WDMAC and we'll see (spurious)
11992          * pending DMA on the PCI bus at that point.
11993          */
11994         if ((tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE) ||
11995             (tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
11996                 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
11997                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
11998         }
11999
12000         err = tg3_test_dma(tp);
12001         if (err) {
12002                 printk(KERN_ERR PFX "DMA engine test failed, aborting.\n");
12003                 goto err_out_iounmap;
12004         }
12005
12006         /* Tigon3 can do ipv4 only... and some chips have buggy
12007          * checksumming.
12008          */
12009         if ((tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) == 0) {
12010                 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
12011                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
12012                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787)
12013                         dev->features |= NETIF_F_IPV6_CSUM;
12014
12015                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
12016         } else
12017                 tp->tg3_flags &= ~TG3_FLAG_RX_CHECKSUMS;
12018
12019         /* flow control autonegotiation is default behavior */
12020         tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
12021
12022         tg3_init_coal(tp);
12023
12024         pci_set_drvdata(pdev, dev);
12025
12026         err = register_netdev(dev);
12027         if (err) {
12028                 printk(KERN_ERR PFX "Cannot register net device, "
12029                        "aborting.\n");
12030                 goto err_out_iounmap;
12031         }
12032
12033         printk(KERN_INFO "%s: Tigon3 [partno(%s) rev %04x PHY(%s)] (%s) %s Ethernet ",
12034                dev->name,
12035                tp->board_part_number,
12036                tp->pci_chip_rev_id,
12037                tg3_phy_string(tp),
12038                tg3_bus_string(tp, str),
12039                ((tp->tg3_flags & TG3_FLAG_10_100_ONLY) ? "10/100Base-TX" :
12040                 ((tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) ? "1000Base-SX" :
12041                  "10/100/1000Base-T")));
12042
12043         for (i = 0; i < 6; i++)
12044                 printk("%2.2x%c", dev->dev_addr[i],
12045                        i == 5 ? '\n' : ':');
12046
12047         printk(KERN_INFO "%s: RXcsums[%d] LinkChgREG[%d] "
12048                "MIirq[%d] ASF[%d] WireSpeed[%d] TSOcap[%d]\n",
12049                dev->name,
12050                (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0,
12051                (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) != 0,
12052                (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) != 0,
12053                (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0,
12054                (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED) == 0,
12055                (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) != 0);
12056         printk(KERN_INFO "%s: dma_rwctrl[%08x] dma_mask[%d-bit]\n",
12057                dev->name, tp->dma_rwctrl,
12058                (pdev->dma_mask == DMA_32BIT_MASK) ? 32 :
12059                 (((u64) pdev->dma_mask == DMA_40BIT_MASK) ? 40 : 64));
12060
12061         return 0;
12062
12063 err_out_iounmap:
12064         if (tp->regs) {
12065                 iounmap(tp->regs);
12066                 tp->regs = NULL;
12067         }
12068
12069 err_out_free_dev:
12070         free_netdev(dev);
12071
12072 err_out_free_res:
12073         pci_release_regions(pdev);
12074
12075 err_out_disable_pdev:
12076         pci_disable_device(pdev);
12077         pci_set_drvdata(pdev, NULL);
12078         return err;
12079 }
12080
12081 static void __devexit tg3_remove_one(struct pci_dev *pdev)
12082 {
12083         struct net_device *dev = pci_get_drvdata(pdev);
12084
12085         if (dev) {
12086                 struct tg3 *tp = netdev_priv(dev);
12087
12088                 flush_scheduled_work();
12089                 unregister_netdev(dev);
12090                 if (tp->regs) {
12091                         iounmap(tp->regs);
12092                         tp->regs = NULL;
12093                 }
12094                 free_netdev(dev);
12095                 pci_release_regions(pdev);
12096                 pci_disable_device(pdev);
12097                 pci_set_drvdata(pdev, NULL);
12098         }
12099 }
12100
12101 static int tg3_suspend(struct pci_dev *pdev, pm_message_t state)
12102 {
12103         struct net_device *dev = pci_get_drvdata(pdev);
12104         struct tg3 *tp = netdev_priv(dev);
12105         int err;
12106
12107         /* PCI register 4 needs to be saved whether netif_running() or not.
12108          * MSI address and data need to be saved if using MSI and
12109          * netif_running().
12110          */
12111         pci_save_state(pdev);
12112
12113         if (!netif_running(dev))
12114                 return 0;
12115
12116         flush_scheduled_work();
12117         tg3_netif_stop(tp);
12118
12119         del_timer_sync(&tp->timer);
12120
12121         tg3_full_lock(tp, 1);
12122         tg3_disable_ints(tp);
12123         tg3_full_unlock(tp);
12124
12125         netif_device_detach(dev);
12126
12127         tg3_full_lock(tp, 0);
12128         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
12129         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
12130         tg3_full_unlock(tp);
12131
12132         err = tg3_set_power_state(tp, pci_choose_state(pdev, state));
12133         if (err) {
12134                 tg3_full_lock(tp, 0);
12135
12136                 tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
12137                 if (tg3_restart_hw(tp, 1))
12138                         goto out;
12139
12140                 tp->timer.expires = jiffies + tp->timer_offset;
12141                 add_timer(&tp->timer);
12142
12143                 netif_device_attach(dev);
12144                 tg3_netif_start(tp);
12145
12146 out:
12147                 tg3_full_unlock(tp);
12148         }
12149
12150         return err;
12151 }
12152
12153 static int tg3_resume(struct pci_dev *pdev)
12154 {
12155         struct net_device *dev = pci_get_drvdata(pdev);
12156         struct tg3 *tp = netdev_priv(dev);
12157         int err;
12158
12159         pci_restore_state(tp->pdev);
12160
12161         if (!netif_running(dev))
12162                 return 0;
12163
12164         err = tg3_set_power_state(tp, PCI_D0);
12165         if (err)
12166                 return err;
12167
12168         /* Hardware bug - MSI won't work if INTX disabled. */
12169         if ((tp->tg3_flags2 & TG3_FLG2_5780_CLASS) &&
12170             (tp->tg3_flags2 & TG3_FLG2_USING_MSI))
12171                 pci_intx(tp->pdev, 1);
12172
12173         netif_device_attach(dev);
12174
12175         tg3_full_lock(tp, 0);
12176
12177         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
12178         err = tg3_restart_hw(tp, 1);
12179         if (err)
12180                 goto out;
12181
12182         tp->timer.expires = jiffies + tp->timer_offset;
12183         add_timer(&tp->timer);
12184
12185         tg3_netif_start(tp);
12186
12187 out:
12188         tg3_full_unlock(tp);
12189
12190         return err;
12191 }
12192
12193 static struct pci_driver tg3_driver = {
12194         .name           = DRV_MODULE_NAME,
12195         .id_table       = tg3_pci_tbl,
12196         .probe          = tg3_init_one,
12197         .remove         = __devexit_p(tg3_remove_one),
12198         .suspend        = tg3_suspend,
12199         .resume         = tg3_resume
12200 };
12201
12202 static int __init tg3_init(void)
12203 {
12204         return pci_register_driver(&tg3_driver);
12205 }
12206
12207 static void __exit tg3_cleanup(void)
12208 {
12209         pci_unregister_driver(&tg3_driver);
12210 }
12211
12212 module_init(tg3_init);
12213 module_exit(tg3_cleanup);