2 * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #include <net/tc_act/tc_gact.h>
34 #include <net/pkt_cls.h>
35 #include <linux/mlx5/fs.h>
36 #include <net/vxlan.h>
42 struct mlx5e_rq_param {
43 u32 rqc[MLX5_ST_SZ_DW(rqc)];
44 struct mlx5_wq_param wq;
47 struct mlx5e_sq_param {
48 u32 sqc[MLX5_ST_SZ_DW(sqc)];
49 struct mlx5_wq_param wq;
54 struct mlx5e_cq_param {
55 u32 cqc[MLX5_ST_SZ_DW(cqc)];
56 struct mlx5_wq_param wq;
60 struct mlx5e_channel_param {
61 struct mlx5e_rq_param rq;
62 struct mlx5e_sq_param sq;
63 struct mlx5e_sq_param icosq;
64 struct mlx5e_cq_param rx_cq;
65 struct mlx5e_cq_param tx_cq;
66 struct mlx5e_cq_param icosq_cq;
69 static void mlx5e_update_carrier(struct mlx5e_priv *priv)
71 struct mlx5_core_dev *mdev = priv->mdev;
74 port_state = mlx5_query_vport_state(mdev,
75 MLX5_QUERY_VPORT_STATE_IN_OP_MOD_VNIC_VPORT, 0);
77 if (port_state == VPORT_STATE_UP)
78 netif_carrier_on(priv->netdev);
80 netif_carrier_off(priv->netdev);
83 static void mlx5e_update_carrier_work(struct work_struct *work)
85 struct mlx5e_priv *priv = container_of(work, struct mlx5e_priv,
88 mutex_lock(&priv->state_lock);
89 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
90 mlx5e_update_carrier(priv);
91 mutex_unlock(&priv->state_lock);
94 static void mlx5e_update_sw_counters(struct mlx5e_priv *priv)
96 struct mlx5e_sw_stats *s = &priv->stats.sw;
97 struct mlx5e_rq_stats *rq_stats;
98 struct mlx5e_sq_stats *sq_stats;
99 u64 tx_offload_none = 0;
102 memset(s, 0, sizeof(*s));
103 for (i = 0; i < priv->params.num_channels; i++) {
104 rq_stats = &priv->channel[i]->rq.stats;
106 s->rx_packets += rq_stats->packets;
107 s->rx_bytes += rq_stats->bytes;
108 s->lro_packets += rq_stats->lro_packets;
109 s->lro_bytes += rq_stats->lro_bytes;
110 s->rx_csum_none += rq_stats->csum_none;
111 s->rx_csum_sw += rq_stats->csum_sw;
112 s->rx_csum_inner += rq_stats->csum_inner;
113 s->rx_wqe_err += rq_stats->wqe_err;
114 s->rx_mpwqe_filler += rq_stats->mpwqe_filler;
115 s->rx_mpwqe_frag += rq_stats->mpwqe_frag;
116 s->rx_buff_alloc_err += rq_stats->buff_alloc_err;
118 for (j = 0; j < priv->params.num_tc; j++) {
119 sq_stats = &priv->channel[i]->sq[j].stats;
121 s->tx_packets += sq_stats->packets;
122 s->tx_bytes += sq_stats->bytes;
123 s->tso_packets += sq_stats->tso_packets;
124 s->tso_bytes += sq_stats->tso_bytes;
125 s->tso_inner_packets += sq_stats->tso_inner_packets;
126 s->tso_inner_bytes += sq_stats->tso_inner_bytes;
127 s->tx_queue_stopped += sq_stats->stopped;
128 s->tx_queue_wake += sq_stats->wake;
129 s->tx_queue_dropped += sq_stats->dropped;
130 s->tx_csum_inner += sq_stats->csum_offload_inner;
131 tx_offload_none += sq_stats->csum_offload_none;
135 /* Update calculated offload counters */
136 s->tx_csum_offload = s->tx_packets - tx_offload_none - s->tx_csum_inner;
137 s->rx_csum_good = s->rx_packets - s->rx_csum_none -
140 s->link_down_events = MLX5_GET(ppcnt_reg,
141 priv->stats.pport.phy_counters,
142 counter_set.phys_layer_cntrs.link_down_events);
145 static void mlx5e_update_vport_counters(struct mlx5e_priv *priv)
147 int outlen = MLX5_ST_SZ_BYTES(query_vport_counter_out);
148 u32 *out = (u32 *)priv->stats.vport.query_vport_out;
149 u32 in[MLX5_ST_SZ_DW(query_vport_counter_in)];
150 struct mlx5_core_dev *mdev = priv->mdev;
152 memset(in, 0, sizeof(in));
154 MLX5_SET(query_vport_counter_in, in, opcode,
155 MLX5_CMD_OP_QUERY_VPORT_COUNTER);
156 MLX5_SET(query_vport_counter_in, in, op_mod, 0);
157 MLX5_SET(query_vport_counter_in, in, other_vport, 0);
159 memset(out, 0, outlen);
161 mlx5_cmd_exec(mdev, in, sizeof(in), out, outlen);
164 static void mlx5e_update_pport_counters(struct mlx5e_priv *priv)
166 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
167 struct mlx5_core_dev *mdev = priv->mdev;
168 int sz = MLX5_ST_SZ_BYTES(ppcnt_reg);
173 in = mlx5_vzalloc(sz);
177 MLX5_SET(ppcnt_reg, in, local_port, 1);
179 out = pstats->IEEE_802_3_counters;
180 MLX5_SET(ppcnt_reg, in, grp, MLX5_IEEE_802_3_COUNTERS_GROUP);
181 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
183 out = pstats->RFC_2863_counters;
184 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2863_COUNTERS_GROUP);
185 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
187 out = pstats->RFC_2819_counters;
188 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2819_COUNTERS_GROUP);
189 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
191 out = pstats->phy_counters;
192 MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_COUNTERS_GROUP);
193 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
195 MLX5_SET(ppcnt_reg, in, grp, MLX5_PER_PRIORITY_COUNTERS_GROUP);
196 for (prio = 0; prio < NUM_PPORT_PRIO; prio++) {
197 out = pstats->per_prio_counters[prio];
198 MLX5_SET(ppcnt_reg, in, prio_tc, prio);
199 mlx5_core_access_reg(mdev, in, sz, out, sz,
200 MLX5_REG_PPCNT, 0, 0);
207 static void mlx5e_update_q_counter(struct mlx5e_priv *priv)
209 struct mlx5e_qcounter_stats *qcnt = &priv->stats.qcnt;
211 if (!priv->q_counter)
214 mlx5_core_query_out_of_buffer(priv->mdev, priv->q_counter,
215 &qcnt->rx_out_of_buffer);
218 void mlx5e_update_stats(struct mlx5e_priv *priv)
220 mlx5e_update_q_counter(priv);
221 mlx5e_update_vport_counters(priv);
222 mlx5e_update_pport_counters(priv);
223 mlx5e_update_sw_counters(priv);
226 static void mlx5e_update_stats_work(struct work_struct *work)
228 struct delayed_work *dwork = to_delayed_work(work);
229 struct mlx5e_priv *priv = container_of(dwork, struct mlx5e_priv,
231 mutex_lock(&priv->state_lock);
232 if (test_bit(MLX5E_STATE_OPENED, &priv->state)) {
233 mlx5e_update_stats(priv);
234 schedule_delayed_work(dwork,
236 MLX5E_UPDATE_STATS_INTERVAL));
238 mutex_unlock(&priv->state_lock);
241 static void mlx5e_async_event(struct mlx5_core_dev *mdev, void *vpriv,
242 enum mlx5_dev_event event, unsigned long param)
244 struct mlx5e_priv *priv = vpriv;
246 if (!test_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLE, &priv->state))
250 case MLX5_DEV_EVENT_PORT_UP:
251 case MLX5_DEV_EVENT_PORT_DOWN:
252 schedule_work(&priv->update_carrier_work);
260 static void mlx5e_enable_async_events(struct mlx5e_priv *priv)
262 set_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLE, &priv->state);
265 static void mlx5e_disable_async_events(struct mlx5e_priv *priv)
267 clear_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLE, &priv->state);
268 synchronize_irq(mlx5_get_msix_vec(priv->mdev, MLX5_EQ_VEC_ASYNC));
271 #define MLX5E_HW2SW_MTU(hwmtu) (hwmtu - (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN))
272 #define MLX5E_SW2HW_MTU(swmtu) (swmtu + (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN))
274 static int mlx5e_create_rq(struct mlx5e_channel *c,
275 struct mlx5e_rq_param *param,
278 struct mlx5e_priv *priv = c->priv;
279 struct mlx5_core_dev *mdev = priv->mdev;
280 void *rqc = param->rqc;
281 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
287 param->wq.db_numa_node = cpu_to_node(c->cpu);
289 err = mlx5_wq_ll_create(mdev, ¶m->wq, rqc_wq, &rq->wq,
294 rq->wq.db = &rq->wq.db[MLX5_RCV_DBR];
296 wq_sz = mlx5_wq_ll_get_size(&rq->wq);
298 switch (priv->params.rq_wq_type) {
299 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
300 rq->wqe_info = kzalloc_node(wq_sz * sizeof(*rq->wqe_info),
301 GFP_KERNEL, cpu_to_node(c->cpu));
304 goto err_rq_wq_destroy;
306 rq->handle_rx_cqe = mlx5e_handle_rx_cqe_mpwrq;
307 rq->alloc_wqe = mlx5e_alloc_rx_mpwqe;
309 rq->wqe_sz = MLX5_MPWRQ_NUM_STRIDES * MLX5_MPWRQ_STRIDE_SIZE;
310 byte_count = rq->wqe_sz;
312 default: /* MLX5_WQ_TYPE_LINKED_LIST */
313 rq->skb = kzalloc_node(wq_sz * sizeof(*rq->skb), GFP_KERNEL,
314 cpu_to_node(c->cpu));
317 goto err_rq_wq_destroy;
319 rq->handle_rx_cqe = mlx5e_handle_rx_cqe;
320 rq->alloc_wqe = mlx5e_alloc_rx_wqe;
322 rq->wqe_sz = (priv->params.lro_en) ?
323 priv->params.lro_wqe_sz :
324 MLX5E_SW2HW_MTU(priv->netdev->mtu);
325 rq->wqe_sz = SKB_DATA_ALIGN(rq->wqe_sz);
326 byte_count = rq->wqe_sz;
327 byte_count |= MLX5_HW_START_PADDING;
330 for (i = 0; i < wq_sz; i++) {
331 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(&rq->wq, i);
333 wqe->data.byte_count = cpu_to_be32(byte_count);
336 rq->wq_type = priv->params.rq_wq_type;
338 rq->netdev = c->netdev;
339 rq->tstamp = &priv->tstamp;
343 rq->mkey_be = c->mkey_be;
344 rq->umr_mkey_be = cpu_to_be32(c->priv->umr_mkey.key);
349 mlx5_wq_destroy(&rq->wq_ctrl);
354 static void mlx5e_destroy_rq(struct mlx5e_rq *rq)
356 switch (rq->wq_type) {
357 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
360 default: /* MLX5_WQ_TYPE_LINKED_LIST */
364 mlx5_wq_destroy(&rq->wq_ctrl);
367 static int mlx5e_enable_rq(struct mlx5e_rq *rq, struct mlx5e_rq_param *param)
369 struct mlx5e_priv *priv = rq->priv;
370 struct mlx5_core_dev *mdev = priv->mdev;
378 inlen = MLX5_ST_SZ_BYTES(create_rq_in) +
379 sizeof(u64) * rq->wq_ctrl.buf.npages;
380 in = mlx5_vzalloc(inlen);
384 rqc = MLX5_ADDR_OF(create_rq_in, in, ctx);
385 wq = MLX5_ADDR_OF(rqc, rqc, wq);
387 memcpy(rqc, param->rqc, sizeof(param->rqc));
389 MLX5_SET(rqc, rqc, cqn, rq->cq.mcq.cqn);
390 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RST);
391 MLX5_SET(rqc, rqc, flush_in_error_en, 1);
392 MLX5_SET(rqc, rqc, vsd, priv->params.vlan_strip_disable);
393 MLX5_SET(wq, wq, log_wq_pg_sz, rq->wq_ctrl.buf.page_shift -
394 MLX5_ADAPTER_PAGE_SHIFT);
395 MLX5_SET64(wq, wq, dbr_addr, rq->wq_ctrl.db.dma);
397 mlx5_fill_page_array(&rq->wq_ctrl.buf,
398 (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
400 err = mlx5_core_create_rq(mdev, in, inlen, &rq->rqn);
407 static int mlx5e_modify_rq_state(struct mlx5e_rq *rq, int curr_state,
410 struct mlx5e_channel *c = rq->channel;
411 struct mlx5e_priv *priv = c->priv;
412 struct mlx5_core_dev *mdev = priv->mdev;
419 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
420 in = mlx5_vzalloc(inlen);
424 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
426 MLX5_SET(modify_rq_in, in, rq_state, curr_state);
427 MLX5_SET(rqc, rqc, state, next_state);
429 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
436 static int mlx5e_modify_rq_vsd(struct mlx5e_rq *rq, bool vsd)
438 struct mlx5e_channel *c = rq->channel;
439 struct mlx5e_priv *priv = c->priv;
440 struct mlx5_core_dev *mdev = priv->mdev;
447 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
448 in = mlx5_vzalloc(inlen);
452 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
454 MLX5_SET(modify_rq_in, in, rq_state, MLX5_RQC_STATE_RDY);
455 MLX5_SET64(modify_rq_in, in, modify_bitmask, MLX5_RQ_BITMASK_VSD);
456 MLX5_SET(rqc, rqc, vsd, vsd);
457 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RDY);
459 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
466 static void mlx5e_disable_rq(struct mlx5e_rq *rq)
468 mlx5_core_destroy_rq(rq->priv->mdev, rq->rqn);
471 static int mlx5e_wait_for_min_rx_wqes(struct mlx5e_rq *rq)
473 unsigned long exp_time = jiffies + msecs_to_jiffies(20000);
474 struct mlx5e_channel *c = rq->channel;
475 struct mlx5e_priv *priv = c->priv;
476 struct mlx5_wq_ll *wq = &rq->wq;
478 while (time_before(jiffies, exp_time)) {
479 if (wq->cur_sz >= priv->params.min_rx_wqes)
488 static int mlx5e_open_rq(struct mlx5e_channel *c,
489 struct mlx5e_rq_param *param,
492 struct mlx5e_sq *sq = &c->icosq;
493 u16 pi = sq->pc & sq->wq.sz_m1;
496 err = mlx5e_create_rq(c, param, rq);
500 err = mlx5e_enable_rq(rq, param);
504 err = mlx5e_modify_rq_state(rq, MLX5_RQC_STATE_RST, MLX5_RQC_STATE_RDY);
508 set_bit(MLX5E_RQ_STATE_POST_WQES_ENABLE, &rq->state);
510 sq->ico_wqe_info[pi].opcode = MLX5_OPCODE_NOP;
511 sq->ico_wqe_info[pi].num_wqebbs = 1;
512 mlx5e_send_nop(sq, true); /* trigger mlx5e_post_rx_wqes() */
517 mlx5e_disable_rq(rq);
519 mlx5e_destroy_rq(rq);
524 static void mlx5e_close_rq(struct mlx5e_rq *rq)
526 clear_bit(MLX5E_RQ_STATE_POST_WQES_ENABLE, &rq->state);
527 napi_synchronize(&rq->channel->napi); /* prevent mlx5e_post_rx_wqes */
529 mlx5e_modify_rq_state(rq, MLX5_RQC_STATE_RDY, MLX5_RQC_STATE_ERR);
530 while (!mlx5_wq_ll_is_empty(&rq->wq))
533 /* avoid destroying rq before mlx5e_poll_rx_cq() is done with it */
534 napi_synchronize(&rq->channel->napi);
536 mlx5e_disable_rq(rq);
537 mlx5e_destroy_rq(rq);
540 static void mlx5e_free_sq_db(struct mlx5e_sq *sq)
547 static int mlx5e_alloc_sq_db(struct mlx5e_sq *sq, int numa)
549 int wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
550 int df_sz = wq_sz * MLX5_SEND_WQEBB_NUM_DS;
552 sq->skb = kzalloc_node(wq_sz * sizeof(*sq->skb), GFP_KERNEL, numa);
553 sq->dma_fifo = kzalloc_node(df_sz * sizeof(*sq->dma_fifo), GFP_KERNEL,
555 sq->wqe_info = kzalloc_node(wq_sz * sizeof(*sq->wqe_info), GFP_KERNEL,
558 if (!sq->skb || !sq->dma_fifo || !sq->wqe_info) {
559 mlx5e_free_sq_db(sq);
563 sq->dma_fifo_mask = df_sz - 1;
568 static int mlx5e_create_sq(struct mlx5e_channel *c,
570 struct mlx5e_sq_param *param,
573 struct mlx5e_priv *priv = c->priv;
574 struct mlx5_core_dev *mdev = priv->mdev;
576 void *sqc = param->sqc;
577 void *sqc_wq = MLX5_ADDR_OF(sqc, sqc, wq);
580 err = mlx5_alloc_map_uar(mdev, &sq->uar, true);
584 param->wq.db_numa_node = cpu_to_node(c->cpu);
586 err = mlx5_wq_cyc_create(mdev, ¶m->wq, sqc_wq, &sq->wq,
589 goto err_unmap_free_uar;
591 sq->wq.db = &sq->wq.db[MLX5_SND_DBR];
592 if (sq->uar.bf_map) {
593 set_bit(MLX5E_SQ_STATE_BF_ENABLE, &sq->state);
594 sq->uar_map = sq->uar.bf_map;
596 sq->uar_map = sq->uar.map;
598 sq->bf_buf_size = (1 << MLX5_CAP_GEN(mdev, log_bf_reg_size)) / 2;
599 sq->max_inline = param->max_inline;
601 err = mlx5e_alloc_sq_db(sq, cpu_to_node(c->cpu));
603 goto err_sq_wq_destroy;
606 u8 wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
608 sq->ico_wqe_info = kzalloc_node(sizeof(*sq->ico_wqe_info) *
611 cpu_to_node(c->cpu));
612 if (!sq->ico_wqe_info) {
619 txq_ix = c->ix + tc * priv->params.num_channels;
620 sq->txq = netdev_get_tx_queue(priv->netdev, txq_ix);
621 priv->txq_to_sq_map[txq_ix] = sq;
625 sq->tstamp = &priv->tstamp;
626 sq->mkey_be = c->mkey_be;
629 sq->edge = (sq->wq.sz_m1 + 1) - MLX5_SEND_WQE_MAX_WQEBBS;
630 sq->bf_budget = MLX5E_SQ_BF_BUDGET;
635 mlx5e_free_sq_db(sq);
638 mlx5_wq_destroy(&sq->wq_ctrl);
641 mlx5_unmap_free_uar(mdev, &sq->uar);
646 static void mlx5e_destroy_sq(struct mlx5e_sq *sq)
648 struct mlx5e_channel *c = sq->channel;
649 struct mlx5e_priv *priv = c->priv;
651 kfree(sq->ico_wqe_info);
652 mlx5e_free_sq_db(sq);
653 mlx5_wq_destroy(&sq->wq_ctrl);
654 mlx5_unmap_free_uar(priv->mdev, &sq->uar);
657 static int mlx5e_enable_sq(struct mlx5e_sq *sq, struct mlx5e_sq_param *param)
659 struct mlx5e_channel *c = sq->channel;
660 struct mlx5e_priv *priv = c->priv;
661 struct mlx5_core_dev *mdev = priv->mdev;
669 inlen = MLX5_ST_SZ_BYTES(create_sq_in) +
670 sizeof(u64) * sq->wq_ctrl.buf.npages;
671 in = mlx5_vzalloc(inlen);
675 sqc = MLX5_ADDR_OF(create_sq_in, in, ctx);
676 wq = MLX5_ADDR_OF(sqc, sqc, wq);
678 memcpy(sqc, param->sqc, sizeof(param->sqc));
680 MLX5_SET(sqc, sqc, tis_num_0, param->icosq ? 0 : priv->tisn[sq->tc]);
681 MLX5_SET(sqc, sqc, cqn, sq->cq.mcq.cqn);
682 MLX5_SET(sqc, sqc, state, MLX5_SQC_STATE_RST);
683 MLX5_SET(sqc, sqc, tis_lst_sz, param->icosq ? 0 : 1);
684 MLX5_SET(sqc, sqc, flush_in_error_en, 1);
686 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_CYCLIC);
687 MLX5_SET(wq, wq, uar_page, sq->uar.index);
688 MLX5_SET(wq, wq, log_wq_pg_sz, sq->wq_ctrl.buf.page_shift -
689 MLX5_ADAPTER_PAGE_SHIFT);
690 MLX5_SET64(wq, wq, dbr_addr, sq->wq_ctrl.db.dma);
692 mlx5_fill_page_array(&sq->wq_ctrl.buf,
693 (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
695 err = mlx5_core_create_sq(mdev, in, inlen, &sq->sqn);
702 static int mlx5e_modify_sq(struct mlx5e_sq *sq, int curr_state, int next_state)
704 struct mlx5e_channel *c = sq->channel;
705 struct mlx5e_priv *priv = c->priv;
706 struct mlx5_core_dev *mdev = priv->mdev;
713 inlen = MLX5_ST_SZ_BYTES(modify_sq_in);
714 in = mlx5_vzalloc(inlen);
718 sqc = MLX5_ADDR_OF(modify_sq_in, in, ctx);
720 MLX5_SET(modify_sq_in, in, sq_state, curr_state);
721 MLX5_SET(sqc, sqc, state, next_state);
723 err = mlx5_core_modify_sq(mdev, sq->sqn, in, inlen);
730 static void mlx5e_disable_sq(struct mlx5e_sq *sq)
732 struct mlx5e_channel *c = sq->channel;
733 struct mlx5e_priv *priv = c->priv;
734 struct mlx5_core_dev *mdev = priv->mdev;
736 mlx5_core_destroy_sq(mdev, sq->sqn);
739 static int mlx5e_open_sq(struct mlx5e_channel *c,
741 struct mlx5e_sq_param *param,
746 err = mlx5e_create_sq(c, tc, param, sq);
750 err = mlx5e_enable_sq(sq, param);
754 err = mlx5e_modify_sq(sq, MLX5_SQC_STATE_RST, MLX5_SQC_STATE_RDY);
759 set_bit(MLX5E_SQ_STATE_WAKE_TXQ_ENABLE, &sq->state);
760 netdev_tx_reset_queue(sq->txq);
761 netif_tx_start_queue(sq->txq);
767 mlx5e_disable_sq(sq);
769 mlx5e_destroy_sq(sq);
774 static inline void netif_tx_disable_queue(struct netdev_queue *txq)
776 __netif_tx_lock_bh(txq);
777 netif_tx_stop_queue(txq);
778 __netif_tx_unlock_bh(txq);
781 static void mlx5e_close_sq(struct mlx5e_sq *sq)
784 clear_bit(MLX5E_SQ_STATE_WAKE_TXQ_ENABLE, &sq->state);
785 /* prevent netif_tx_wake_queue */
786 napi_synchronize(&sq->channel->napi);
787 netif_tx_disable_queue(sq->txq);
789 /* ensure hw is notified of all pending wqes */
790 if (mlx5e_sq_has_room_for(sq, 1))
791 mlx5e_send_nop(sq, true);
793 mlx5e_modify_sq(sq, MLX5_SQC_STATE_RDY, MLX5_SQC_STATE_ERR);
796 while (sq->cc != sq->pc) /* wait till sq is empty */
799 /* avoid destroying sq before mlx5e_poll_tx_cq() is done with it */
800 napi_synchronize(&sq->channel->napi);
802 mlx5e_disable_sq(sq);
803 mlx5e_destroy_sq(sq);
806 static int mlx5e_create_cq(struct mlx5e_channel *c,
807 struct mlx5e_cq_param *param,
810 struct mlx5e_priv *priv = c->priv;
811 struct mlx5_core_dev *mdev = priv->mdev;
812 struct mlx5_core_cq *mcq = &cq->mcq;
818 param->wq.buf_numa_node = cpu_to_node(c->cpu);
819 param->wq.db_numa_node = cpu_to_node(c->cpu);
820 param->eq_ix = c->ix;
822 err = mlx5_cqwq_create(mdev, ¶m->wq, param->cqc, &cq->wq,
827 mlx5_vector2eqn(mdev, param->eq_ix, &eqn_not_used, &irqn);
832 mcq->set_ci_db = cq->wq_ctrl.db.db;
833 mcq->arm_db = cq->wq_ctrl.db.db + 1;
836 mcq->vector = param->eq_ix;
837 mcq->comp = mlx5e_completion_event;
838 mcq->event = mlx5e_cq_error_event;
840 mcq->uar = &priv->cq_uar;
842 for (i = 0; i < mlx5_cqwq_get_size(&cq->wq); i++) {
843 struct mlx5_cqe64 *cqe = mlx5_cqwq_get_wqe(&cq->wq, i);
854 static void mlx5e_destroy_cq(struct mlx5e_cq *cq)
856 mlx5_wq_destroy(&cq->wq_ctrl);
859 static int mlx5e_enable_cq(struct mlx5e_cq *cq, struct mlx5e_cq_param *param)
861 struct mlx5e_priv *priv = cq->priv;
862 struct mlx5_core_dev *mdev = priv->mdev;
863 struct mlx5_core_cq *mcq = &cq->mcq;
868 unsigned int irqn_not_used;
872 inlen = MLX5_ST_SZ_BYTES(create_cq_in) +
873 sizeof(u64) * cq->wq_ctrl.buf.npages;
874 in = mlx5_vzalloc(inlen);
878 cqc = MLX5_ADDR_OF(create_cq_in, in, cq_context);
880 memcpy(cqc, param->cqc, sizeof(param->cqc));
882 mlx5_fill_page_array(&cq->wq_ctrl.buf,
883 (__be64 *)MLX5_ADDR_OF(create_cq_in, in, pas));
885 mlx5_vector2eqn(mdev, param->eq_ix, &eqn, &irqn_not_used);
887 MLX5_SET(cqc, cqc, c_eqn, eqn);
888 MLX5_SET(cqc, cqc, uar_page, mcq->uar->index);
889 MLX5_SET(cqc, cqc, log_page_size, cq->wq_ctrl.buf.page_shift -
890 MLX5_ADAPTER_PAGE_SHIFT);
891 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma);
893 err = mlx5_core_create_cq(mdev, mcq, in, inlen);
905 static void mlx5e_disable_cq(struct mlx5e_cq *cq)
907 struct mlx5e_priv *priv = cq->priv;
908 struct mlx5_core_dev *mdev = priv->mdev;
910 mlx5_core_destroy_cq(mdev, &cq->mcq);
913 static int mlx5e_open_cq(struct mlx5e_channel *c,
914 struct mlx5e_cq_param *param,
916 u16 moderation_usecs,
917 u16 moderation_frames)
920 struct mlx5e_priv *priv = c->priv;
921 struct mlx5_core_dev *mdev = priv->mdev;
923 err = mlx5e_create_cq(c, param, cq);
927 err = mlx5e_enable_cq(cq, param);
931 if (MLX5_CAP_GEN(mdev, cq_moderation))
932 mlx5_core_modify_cq_moderation(mdev, &cq->mcq,
938 mlx5e_destroy_cq(cq);
943 static void mlx5e_close_cq(struct mlx5e_cq *cq)
945 mlx5e_disable_cq(cq);
946 mlx5e_destroy_cq(cq);
949 static int mlx5e_get_cpu(struct mlx5e_priv *priv, int ix)
951 return cpumask_first(priv->mdev->priv.irq_info[ix].mask);
954 static int mlx5e_open_tx_cqs(struct mlx5e_channel *c,
955 struct mlx5e_channel_param *cparam)
957 struct mlx5e_priv *priv = c->priv;
961 for (tc = 0; tc < c->num_tc; tc++) {
962 err = mlx5e_open_cq(c, &cparam->tx_cq, &c->sq[tc].cq,
963 priv->params.tx_cq_moderation_usec,
964 priv->params.tx_cq_moderation_pkts);
966 goto err_close_tx_cqs;
972 for (tc--; tc >= 0; tc--)
973 mlx5e_close_cq(&c->sq[tc].cq);
978 static void mlx5e_close_tx_cqs(struct mlx5e_channel *c)
982 for (tc = 0; tc < c->num_tc; tc++)
983 mlx5e_close_cq(&c->sq[tc].cq);
986 static int mlx5e_open_sqs(struct mlx5e_channel *c,
987 struct mlx5e_channel_param *cparam)
992 for (tc = 0; tc < c->num_tc; tc++) {
993 err = mlx5e_open_sq(c, tc, &cparam->sq, &c->sq[tc]);
1001 for (tc--; tc >= 0; tc--)
1002 mlx5e_close_sq(&c->sq[tc]);
1007 static void mlx5e_close_sqs(struct mlx5e_channel *c)
1011 for (tc = 0; tc < c->num_tc; tc++)
1012 mlx5e_close_sq(&c->sq[tc]);
1015 static void mlx5e_build_channeltc_to_txq_map(struct mlx5e_priv *priv, int ix)
1019 for (i = 0; i < MLX5E_MAX_NUM_TC; i++)
1020 priv->channeltc_to_txq_map[ix][i] =
1021 ix + i * priv->params.num_channels;
1024 static int mlx5e_open_channel(struct mlx5e_priv *priv, int ix,
1025 struct mlx5e_channel_param *cparam,
1026 struct mlx5e_channel **cp)
1028 struct net_device *netdev = priv->netdev;
1029 int cpu = mlx5e_get_cpu(priv, ix);
1030 struct mlx5e_channel *c;
1033 c = kzalloc_node(sizeof(*c), GFP_KERNEL, cpu_to_node(cpu));
1040 c->pdev = &priv->mdev->pdev->dev;
1041 c->netdev = priv->netdev;
1042 c->mkey_be = cpu_to_be32(priv->mkey.key);
1043 c->num_tc = priv->params.num_tc;
1045 mlx5e_build_channeltc_to_txq_map(priv, ix);
1047 netif_napi_add(netdev, &c->napi, mlx5e_napi_poll, 64);
1049 err = mlx5e_open_cq(c, &cparam->icosq_cq, &c->icosq.cq, 0, 0);
1053 err = mlx5e_open_tx_cqs(c, cparam);
1055 goto err_close_icosq_cq;
1057 err = mlx5e_open_cq(c, &cparam->rx_cq, &c->rq.cq,
1058 priv->params.rx_cq_moderation_usec,
1059 priv->params.rx_cq_moderation_pkts);
1061 goto err_close_tx_cqs;
1063 napi_enable(&c->napi);
1065 err = mlx5e_open_sq(c, 0, &cparam->icosq, &c->icosq);
1067 goto err_disable_napi;
1069 err = mlx5e_open_sqs(c, cparam);
1071 goto err_close_icosq;
1073 err = mlx5e_open_rq(c, &cparam->rq, &c->rq);
1077 netif_set_xps_queue(netdev, get_cpu_mask(c->cpu), ix);
1086 mlx5e_close_sq(&c->icosq);
1089 napi_disable(&c->napi);
1090 mlx5e_close_cq(&c->rq.cq);
1093 mlx5e_close_tx_cqs(c);
1096 mlx5e_close_cq(&c->icosq.cq);
1099 netif_napi_del(&c->napi);
1100 napi_hash_del(&c->napi);
1106 static void mlx5e_close_channel(struct mlx5e_channel *c)
1108 mlx5e_close_rq(&c->rq);
1110 mlx5e_close_sq(&c->icosq);
1111 napi_disable(&c->napi);
1112 mlx5e_close_cq(&c->rq.cq);
1113 mlx5e_close_tx_cqs(c);
1114 mlx5e_close_cq(&c->icosq.cq);
1115 netif_napi_del(&c->napi);
1117 napi_hash_del(&c->napi);
1123 static void mlx5e_build_rq_param(struct mlx5e_priv *priv,
1124 struct mlx5e_rq_param *param)
1126 void *rqc = param->rqc;
1127 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1129 switch (priv->params.rq_wq_type) {
1130 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
1131 MLX5_SET(wq, wq, log_wqe_num_of_strides,
1132 MLX5_MPWRQ_LOG_NUM_STRIDES - 9);
1133 MLX5_SET(wq, wq, log_wqe_stride_size,
1134 MLX5_MPWRQ_LOG_STRIDE_SIZE - 6);
1135 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ);
1137 default: /* MLX5_WQ_TYPE_LINKED_LIST */
1138 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1141 MLX5_SET(wq, wq, end_padding_mode, MLX5_WQ_END_PAD_MODE_ALIGN);
1142 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
1143 MLX5_SET(wq, wq, log_wq_sz, priv->params.log_rq_size);
1144 MLX5_SET(wq, wq, pd, priv->pdn);
1145 MLX5_SET(rqc, rqc, counter_set_id, priv->q_counter);
1147 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
1148 param->wq.linear = 1;
1151 static void mlx5e_build_drop_rq_param(struct mlx5e_rq_param *param)
1153 void *rqc = param->rqc;
1154 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1156 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1157 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
1160 static void mlx5e_build_sq_param_common(struct mlx5e_priv *priv,
1161 struct mlx5e_sq_param *param)
1163 void *sqc = param->sqc;
1164 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1166 MLX5_SET(wq, wq, log_wq_stride, ilog2(MLX5_SEND_WQE_BB));
1167 MLX5_SET(wq, wq, pd, priv->pdn);
1169 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
1172 static void mlx5e_build_sq_param(struct mlx5e_priv *priv,
1173 struct mlx5e_sq_param *param)
1175 void *sqc = param->sqc;
1176 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1178 mlx5e_build_sq_param_common(priv, param);
1179 MLX5_SET(wq, wq, log_wq_sz, priv->params.log_sq_size);
1181 param->max_inline = priv->params.tx_max_inline;
1184 static void mlx5e_build_common_cq_param(struct mlx5e_priv *priv,
1185 struct mlx5e_cq_param *param)
1187 void *cqc = param->cqc;
1189 MLX5_SET(cqc, cqc, uar_page, priv->cq_uar.index);
1192 static void mlx5e_build_rx_cq_param(struct mlx5e_priv *priv,
1193 struct mlx5e_cq_param *param)
1195 void *cqc = param->cqc;
1198 switch (priv->params.rq_wq_type) {
1199 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
1200 log_cq_size = priv->params.log_rq_size +
1201 MLX5_MPWRQ_LOG_NUM_STRIDES;
1203 default: /* MLX5_WQ_TYPE_LINKED_LIST */
1204 log_cq_size = priv->params.log_rq_size;
1207 MLX5_SET(cqc, cqc, log_cq_size, log_cq_size);
1209 mlx5e_build_common_cq_param(priv, param);
1212 static void mlx5e_build_tx_cq_param(struct mlx5e_priv *priv,
1213 struct mlx5e_cq_param *param)
1215 void *cqc = param->cqc;
1217 MLX5_SET(cqc, cqc, log_cq_size, priv->params.log_sq_size);
1219 mlx5e_build_common_cq_param(priv, param);
1222 static void mlx5e_build_ico_cq_param(struct mlx5e_priv *priv,
1223 struct mlx5e_cq_param *param,
1226 void *cqc = param->cqc;
1228 MLX5_SET(cqc, cqc, log_cq_size, log_wq_size);
1230 mlx5e_build_common_cq_param(priv, param);
1233 static void mlx5e_build_icosq_param(struct mlx5e_priv *priv,
1234 struct mlx5e_sq_param *param,
1237 void *sqc = param->sqc;
1238 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1240 mlx5e_build_sq_param_common(priv, param);
1242 MLX5_SET(wq, wq, log_wq_sz, log_wq_size);
1243 MLX5_SET(sqc, sqc, reg_umr, MLX5_CAP_ETH(priv->mdev, reg_umr_sq));
1245 param->icosq = true;
1248 static void mlx5e_build_channel_param(struct mlx5e_priv *priv, struct mlx5e_channel_param *cparam)
1250 u8 icosq_log_wq_sz = MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE;
1252 mlx5e_build_rq_param(priv, &cparam->rq);
1253 mlx5e_build_sq_param(priv, &cparam->sq);
1254 mlx5e_build_icosq_param(priv, &cparam->icosq, icosq_log_wq_sz);
1255 mlx5e_build_rx_cq_param(priv, &cparam->rx_cq);
1256 mlx5e_build_tx_cq_param(priv, &cparam->tx_cq);
1257 mlx5e_build_ico_cq_param(priv, &cparam->icosq_cq, icosq_log_wq_sz);
1260 static int mlx5e_open_channels(struct mlx5e_priv *priv)
1262 struct mlx5e_channel_param *cparam;
1263 int nch = priv->params.num_channels;
1268 priv->channel = kcalloc(nch, sizeof(struct mlx5e_channel *),
1271 priv->txq_to_sq_map = kcalloc(nch * priv->params.num_tc,
1272 sizeof(struct mlx5e_sq *), GFP_KERNEL);
1274 cparam = kzalloc(sizeof(struct mlx5e_channel_param), GFP_KERNEL);
1276 if (!priv->channel || !priv->txq_to_sq_map || !cparam)
1277 goto err_free_txq_to_sq_map;
1279 mlx5e_build_channel_param(priv, cparam);
1281 for (i = 0; i < nch; i++) {
1282 err = mlx5e_open_channel(priv, i, cparam, &priv->channel[i]);
1284 goto err_close_channels;
1287 for (j = 0; j < nch; j++) {
1288 err = mlx5e_wait_for_min_rx_wqes(&priv->channel[j]->rq);
1290 goto err_close_channels;
1297 for (i--; i >= 0; i--)
1298 mlx5e_close_channel(priv->channel[i]);
1300 err_free_txq_to_sq_map:
1301 kfree(priv->txq_to_sq_map);
1302 kfree(priv->channel);
1308 static void mlx5e_close_channels(struct mlx5e_priv *priv)
1312 for (i = 0; i < priv->params.num_channels; i++)
1313 mlx5e_close_channel(priv->channel[i]);
1315 kfree(priv->txq_to_sq_map);
1316 kfree(priv->channel);
1319 static int mlx5e_rx_hash_fn(int hfunc)
1321 return (hfunc == ETH_RSS_HASH_TOP) ?
1322 MLX5_RX_HASH_FN_TOEPLITZ :
1323 MLX5_RX_HASH_FN_INVERTED_XOR8;
1326 static int mlx5e_bits_invert(unsigned long a, int size)
1331 for (i = 0; i < size; i++)
1332 inv |= (test_bit(size - i - 1, &a) ? 1 : 0) << i;
1337 static void mlx5e_fill_indir_rqt_rqns(struct mlx5e_priv *priv, void *rqtc)
1341 for (i = 0; i < MLX5E_INDIR_RQT_SIZE; i++) {
1345 if (priv->params.rss_hfunc == ETH_RSS_HASH_XOR)
1346 ix = mlx5e_bits_invert(i, MLX5E_LOG_INDIR_RQT_SIZE);
1348 ix = priv->params.indirection_rqt[ix];
1349 rqn = test_bit(MLX5E_STATE_OPENED, &priv->state) ?
1350 priv->channel[ix]->rq.rqn :
1352 MLX5_SET(rqtc, rqtc, rq_num[i], rqn);
1356 static void mlx5e_fill_direct_rqt_rqn(struct mlx5e_priv *priv, void *rqtc,
1359 u32 rqn = test_bit(MLX5E_STATE_OPENED, &priv->state) ?
1360 priv->channel[ix]->rq.rqn :
1363 MLX5_SET(rqtc, rqtc, rq_num[0], rqn);
1366 static int mlx5e_create_rqt(struct mlx5e_priv *priv, int sz, int ix, u32 *rqtn)
1368 struct mlx5_core_dev *mdev = priv->mdev;
1374 inlen = MLX5_ST_SZ_BYTES(create_rqt_in) + sizeof(u32) * sz;
1375 in = mlx5_vzalloc(inlen);
1379 rqtc = MLX5_ADDR_OF(create_rqt_in, in, rqt_context);
1381 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
1382 MLX5_SET(rqtc, rqtc, rqt_max_size, sz);
1384 if (sz > 1) /* RSS */
1385 mlx5e_fill_indir_rqt_rqns(priv, rqtc);
1387 mlx5e_fill_direct_rqt_rqn(priv, rqtc, ix);
1389 err = mlx5_core_create_rqt(mdev, in, inlen, rqtn);
1395 static void mlx5e_destroy_rqt(struct mlx5e_priv *priv, u32 rqtn)
1397 mlx5_core_destroy_rqt(priv->mdev, rqtn);
1400 static int mlx5e_create_rqts(struct mlx5e_priv *priv)
1402 int nch = mlx5e_get_max_num_channels(priv->mdev);
1408 rqtn = &priv->indir_rqtn;
1409 err = mlx5e_create_rqt(priv, MLX5E_INDIR_RQT_SIZE, 0, rqtn);
1414 for (ix = 0; ix < nch; ix++) {
1415 rqtn = &priv->direct_tir[ix].rqtn;
1416 err = mlx5e_create_rqt(priv, 1 /*size */, ix, rqtn);
1418 goto err_destroy_rqts;
1424 for (ix--; ix >= 0; ix--)
1425 mlx5e_destroy_rqt(priv, priv->direct_tir[ix].rqtn);
1427 mlx5e_destroy_rqt(priv, priv->indir_rqtn);
1432 static void mlx5e_destroy_rqts(struct mlx5e_priv *priv)
1434 int nch = mlx5e_get_max_num_channels(priv->mdev);
1437 for (i = 0; i < nch; i++)
1438 mlx5e_destroy_rqt(priv, priv->direct_tir[i].rqtn);
1440 mlx5e_destroy_rqt(priv, priv->indir_rqtn);
1443 int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz, int ix)
1445 struct mlx5_core_dev *mdev = priv->mdev;
1451 inlen = MLX5_ST_SZ_BYTES(modify_rqt_in) + sizeof(u32) * sz;
1452 in = mlx5_vzalloc(inlen);
1456 rqtc = MLX5_ADDR_OF(modify_rqt_in, in, ctx);
1458 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
1459 if (sz > 1) /* RSS */
1460 mlx5e_fill_indir_rqt_rqns(priv, rqtc);
1462 mlx5e_fill_direct_rqt_rqn(priv, rqtc, ix);
1464 MLX5_SET(modify_rqt_in, in, bitmask.rqn_list, 1);
1466 err = mlx5_core_modify_rqt(mdev, rqtn, in, inlen);
1473 static void mlx5e_redirect_rqts(struct mlx5e_priv *priv)
1478 rqtn = priv->indir_rqtn;
1479 mlx5e_redirect_rqt(priv, rqtn, MLX5E_INDIR_RQT_SIZE, 0);
1480 for (ix = 0; ix < priv->params.num_channels; ix++) {
1481 rqtn = priv->direct_tir[ix].rqtn;
1482 mlx5e_redirect_rqt(priv, rqtn, 1, ix);
1486 static void mlx5e_build_tir_ctx_lro(void *tirc, struct mlx5e_priv *priv)
1488 if (!priv->params.lro_en)
1491 #define ROUGH_MAX_L2_L3_HDR_SZ 256
1493 MLX5_SET(tirc, tirc, lro_enable_mask,
1494 MLX5_TIRC_LRO_ENABLE_MASK_IPV4_LRO |
1495 MLX5_TIRC_LRO_ENABLE_MASK_IPV6_LRO);
1496 MLX5_SET(tirc, tirc, lro_max_ip_payload_size,
1497 (priv->params.lro_wqe_sz -
1498 ROUGH_MAX_L2_L3_HDR_SZ) >> 8);
1499 MLX5_SET(tirc, tirc, lro_timeout_period_usecs,
1500 MLX5_CAP_ETH(priv->mdev,
1501 lro_timer_supported_periods[2]));
1504 void mlx5e_build_tir_ctx_hash(void *tirc, struct mlx5e_priv *priv)
1506 MLX5_SET(tirc, tirc, rx_hash_fn,
1507 mlx5e_rx_hash_fn(priv->params.rss_hfunc));
1508 if (priv->params.rss_hfunc == ETH_RSS_HASH_TOP) {
1509 void *rss_key = MLX5_ADDR_OF(tirc, tirc,
1510 rx_hash_toeplitz_key);
1511 size_t len = MLX5_FLD_SZ_BYTES(tirc,
1512 rx_hash_toeplitz_key);
1514 MLX5_SET(tirc, tirc, rx_hash_symmetric, 1);
1515 memcpy(rss_key, priv->params.toeplitz_hash_key, len);
1519 static int mlx5e_modify_tirs_lro(struct mlx5e_priv *priv)
1521 struct mlx5_core_dev *mdev = priv->mdev;
1530 inlen = MLX5_ST_SZ_BYTES(modify_tir_in);
1531 in = mlx5_vzalloc(inlen);
1535 MLX5_SET(modify_tir_in, in, bitmask.lro, 1);
1536 tirc = MLX5_ADDR_OF(modify_tir_in, in, ctx);
1538 mlx5e_build_tir_ctx_lro(tirc, priv);
1540 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
1541 err = mlx5_core_modify_tir(mdev, priv->indir_tirn[tt], in,
1547 for (ix = 0; ix < mlx5e_get_max_num_channels(mdev); ix++) {
1548 err = mlx5_core_modify_tir(mdev, priv->direct_tir[ix].tirn,
1560 static int mlx5e_refresh_tirs_self_loopback_enable(struct mlx5e_priv *priv)
1567 inlen = MLX5_ST_SZ_BYTES(modify_tir_in);
1568 in = mlx5_vzalloc(inlen);
1572 MLX5_SET(modify_tir_in, in, bitmask.self_lb_en, 1);
1574 for (i = 0; i < MLX5E_NUM_INDIR_TIRS; i++) {
1575 err = mlx5_core_modify_tir(priv->mdev, priv->indir_tirn[i], in,
1581 for (i = 0; i < priv->params.num_channels; i++) {
1582 err = mlx5_core_modify_tir(priv->mdev,
1583 priv->direct_tir[i].tirn, in,
1594 static int mlx5e_set_mtu(struct mlx5e_priv *priv, u16 mtu)
1596 struct mlx5_core_dev *mdev = priv->mdev;
1597 u16 hw_mtu = MLX5E_SW2HW_MTU(mtu);
1600 err = mlx5_set_port_mtu(mdev, hw_mtu, 1);
1604 /* Update vport context MTU */
1605 mlx5_modify_nic_vport_mtu(mdev, hw_mtu);
1609 static void mlx5e_query_mtu(struct mlx5e_priv *priv, u16 *mtu)
1611 struct mlx5_core_dev *mdev = priv->mdev;
1615 err = mlx5_query_nic_vport_mtu(mdev, &hw_mtu);
1616 if (err || !hw_mtu) /* fallback to port oper mtu */
1617 mlx5_query_port_oper_mtu(mdev, &hw_mtu, 1);
1619 *mtu = MLX5E_HW2SW_MTU(hw_mtu);
1622 static int mlx5e_set_dev_port_mtu(struct net_device *netdev)
1624 struct mlx5e_priv *priv = netdev_priv(netdev);
1628 err = mlx5e_set_mtu(priv, netdev->mtu);
1632 mlx5e_query_mtu(priv, &mtu);
1633 if (mtu != netdev->mtu)
1634 netdev_warn(netdev, "%s: VPort MTU %d is different than netdev mtu %d\n",
1635 __func__, mtu, netdev->mtu);
1641 static void mlx5e_netdev_set_tcs(struct net_device *netdev)
1643 struct mlx5e_priv *priv = netdev_priv(netdev);
1644 int nch = priv->params.num_channels;
1645 int ntc = priv->params.num_tc;
1648 netdev_reset_tc(netdev);
1653 netdev_set_num_tc(netdev, ntc);
1655 for (tc = 0; tc < ntc; tc++)
1656 netdev_set_tc_queue(netdev, tc, nch, tc * nch);
1659 int mlx5e_open_locked(struct net_device *netdev)
1661 struct mlx5e_priv *priv = netdev_priv(netdev);
1665 set_bit(MLX5E_STATE_OPENED, &priv->state);
1667 mlx5e_netdev_set_tcs(netdev);
1669 num_txqs = priv->params.num_channels * priv->params.num_tc;
1670 netif_set_real_num_tx_queues(netdev, num_txqs);
1671 netif_set_real_num_rx_queues(netdev, priv->params.num_channels);
1673 err = mlx5e_set_dev_port_mtu(netdev);
1675 goto err_clear_state_opened_flag;
1677 err = mlx5e_open_channels(priv);
1679 netdev_err(netdev, "%s: mlx5e_open_channels failed, %d\n",
1681 goto err_clear_state_opened_flag;
1684 err = mlx5e_refresh_tirs_self_loopback_enable(priv);
1686 netdev_err(netdev, "%s: mlx5e_refresh_tirs_self_loopback_enable failed, %d\n",
1688 goto err_close_channels;
1691 mlx5e_redirect_rqts(priv);
1692 mlx5e_update_carrier(priv);
1693 mlx5e_timestamp_init(priv);
1694 #ifdef CONFIG_RFS_ACCEL
1695 priv->netdev->rx_cpu_rmap = priv->mdev->rmap;
1698 schedule_delayed_work(&priv->update_stats_work, 0);
1703 mlx5e_close_channels(priv);
1704 err_clear_state_opened_flag:
1705 clear_bit(MLX5E_STATE_OPENED, &priv->state);
1709 static int mlx5e_open(struct net_device *netdev)
1711 struct mlx5e_priv *priv = netdev_priv(netdev);
1714 mutex_lock(&priv->state_lock);
1715 err = mlx5e_open_locked(netdev);
1716 mutex_unlock(&priv->state_lock);
1721 int mlx5e_close_locked(struct net_device *netdev)
1723 struct mlx5e_priv *priv = netdev_priv(netdev);
1725 /* May already be CLOSED in case a previous configuration operation
1726 * (e.g RX/TX queue size change) that involves close&open failed.
1728 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
1731 clear_bit(MLX5E_STATE_OPENED, &priv->state);
1733 mlx5e_timestamp_cleanup(priv);
1734 netif_carrier_off(priv->netdev);
1735 mlx5e_redirect_rqts(priv);
1736 mlx5e_close_channels(priv);
1741 static int mlx5e_close(struct net_device *netdev)
1743 struct mlx5e_priv *priv = netdev_priv(netdev);
1746 mutex_lock(&priv->state_lock);
1747 err = mlx5e_close_locked(netdev);
1748 mutex_unlock(&priv->state_lock);
1753 static int mlx5e_create_drop_rq(struct mlx5e_priv *priv,
1754 struct mlx5e_rq *rq,
1755 struct mlx5e_rq_param *param)
1757 struct mlx5_core_dev *mdev = priv->mdev;
1758 void *rqc = param->rqc;
1759 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
1762 param->wq.db_numa_node = param->wq.buf_numa_node;
1764 err = mlx5_wq_ll_create(mdev, ¶m->wq, rqc_wq, &rq->wq,
1774 static int mlx5e_create_drop_cq(struct mlx5e_priv *priv,
1775 struct mlx5e_cq *cq,
1776 struct mlx5e_cq_param *param)
1778 struct mlx5_core_dev *mdev = priv->mdev;
1779 struct mlx5_core_cq *mcq = &cq->mcq;
1784 err = mlx5_cqwq_create(mdev, ¶m->wq, param->cqc, &cq->wq,
1789 mlx5_vector2eqn(mdev, param->eq_ix, &eqn_not_used, &irqn);
1792 mcq->set_ci_db = cq->wq_ctrl.db.db;
1793 mcq->arm_db = cq->wq_ctrl.db.db + 1;
1794 *mcq->set_ci_db = 0;
1796 mcq->vector = param->eq_ix;
1797 mcq->comp = mlx5e_completion_event;
1798 mcq->event = mlx5e_cq_error_event;
1800 mcq->uar = &priv->cq_uar;
1807 static int mlx5e_open_drop_rq(struct mlx5e_priv *priv)
1809 struct mlx5e_cq_param cq_param;
1810 struct mlx5e_rq_param rq_param;
1811 struct mlx5e_rq *rq = &priv->drop_rq;
1812 struct mlx5e_cq *cq = &priv->drop_rq.cq;
1815 memset(&cq_param, 0, sizeof(cq_param));
1816 memset(&rq_param, 0, sizeof(rq_param));
1817 mlx5e_build_drop_rq_param(&rq_param);
1819 err = mlx5e_create_drop_cq(priv, cq, &cq_param);
1823 err = mlx5e_enable_cq(cq, &cq_param);
1825 goto err_destroy_cq;
1827 err = mlx5e_create_drop_rq(priv, rq, &rq_param);
1829 goto err_disable_cq;
1831 err = mlx5e_enable_rq(rq, &rq_param);
1833 goto err_destroy_rq;
1838 mlx5e_destroy_rq(&priv->drop_rq);
1841 mlx5e_disable_cq(&priv->drop_rq.cq);
1844 mlx5e_destroy_cq(&priv->drop_rq.cq);
1849 static void mlx5e_close_drop_rq(struct mlx5e_priv *priv)
1851 mlx5e_disable_rq(&priv->drop_rq);
1852 mlx5e_destroy_rq(&priv->drop_rq);
1853 mlx5e_disable_cq(&priv->drop_rq.cq);
1854 mlx5e_destroy_cq(&priv->drop_rq.cq);
1857 static int mlx5e_create_tis(struct mlx5e_priv *priv, int tc)
1859 struct mlx5_core_dev *mdev = priv->mdev;
1860 u32 in[MLX5_ST_SZ_DW(create_tis_in)];
1861 void *tisc = MLX5_ADDR_OF(create_tis_in, in, ctx);
1863 memset(in, 0, sizeof(in));
1865 MLX5_SET(tisc, tisc, prio, tc << 1);
1866 MLX5_SET(tisc, tisc, transport_domain, priv->tdn);
1868 return mlx5_core_create_tis(mdev, in, sizeof(in), &priv->tisn[tc]);
1871 static void mlx5e_destroy_tis(struct mlx5e_priv *priv, int tc)
1873 mlx5_core_destroy_tis(priv->mdev, priv->tisn[tc]);
1876 static int mlx5e_create_tises(struct mlx5e_priv *priv)
1881 for (tc = 0; tc < MLX5E_MAX_NUM_TC; tc++) {
1882 err = mlx5e_create_tis(priv, tc);
1884 goto err_close_tises;
1890 for (tc--; tc >= 0; tc--)
1891 mlx5e_destroy_tis(priv, tc);
1896 static void mlx5e_destroy_tises(struct mlx5e_priv *priv)
1900 for (tc = 0; tc < MLX5E_MAX_NUM_TC; tc++)
1901 mlx5e_destroy_tis(priv, tc);
1904 static void mlx5e_build_indir_tir_ctx(struct mlx5e_priv *priv, u32 *tirc,
1905 enum mlx5e_traffic_types tt)
1907 void *hfso = MLX5_ADDR_OF(tirc, tirc, rx_hash_field_selector_outer);
1909 MLX5_SET(tirc, tirc, transport_domain, priv->tdn);
1911 #define MLX5_HASH_IP (MLX5_HASH_FIELD_SEL_SRC_IP |\
1912 MLX5_HASH_FIELD_SEL_DST_IP)
1914 #define MLX5_HASH_IP_L4PORTS (MLX5_HASH_FIELD_SEL_SRC_IP |\
1915 MLX5_HASH_FIELD_SEL_DST_IP |\
1916 MLX5_HASH_FIELD_SEL_L4_SPORT |\
1917 MLX5_HASH_FIELD_SEL_L4_DPORT)
1919 #define MLX5_HASH_IP_IPSEC_SPI (MLX5_HASH_FIELD_SEL_SRC_IP |\
1920 MLX5_HASH_FIELD_SEL_DST_IP |\
1921 MLX5_HASH_FIELD_SEL_IPSEC_SPI)
1923 mlx5e_build_tir_ctx_lro(tirc, priv);
1925 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
1926 MLX5_SET(tirc, tirc, indirect_table, priv->indir_rqtn);
1927 mlx5e_build_tir_ctx_hash(tirc, priv);
1930 case MLX5E_TT_IPV4_TCP:
1931 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1932 MLX5_L3_PROT_TYPE_IPV4);
1933 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
1934 MLX5_L4_PROT_TYPE_TCP);
1935 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1936 MLX5_HASH_IP_L4PORTS);
1939 case MLX5E_TT_IPV6_TCP:
1940 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1941 MLX5_L3_PROT_TYPE_IPV6);
1942 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
1943 MLX5_L4_PROT_TYPE_TCP);
1944 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1945 MLX5_HASH_IP_L4PORTS);
1948 case MLX5E_TT_IPV4_UDP:
1949 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1950 MLX5_L3_PROT_TYPE_IPV4);
1951 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
1952 MLX5_L4_PROT_TYPE_UDP);
1953 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1954 MLX5_HASH_IP_L4PORTS);
1957 case MLX5E_TT_IPV6_UDP:
1958 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1959 MLX5_L3_PROT_TYPE_IPV6);
1960 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
1961 MLX5_L4_PROT_TYPE_UDP);
1962 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1963 MLX5_HASH_IP_L4PORTS);
1966 case MLX5E_TT_IPV4_IPSEC_AH:
1967 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1968 MLX5_L3_PROT_TYPE_IPV4);
1969 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1970 MLX5_HASH_IP_IPSEC_SPI);
1973 case MLX5E_TT_IPV6_IPSEC_AH:
1974 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1975 MLX5_L3_PROT_TYPE_IPV6);
1976 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1977 MLX5_HASH_IP_IPSEC_SPI);
1980 case MLX5E_TT_IPV4_IPSEC_ESP:
1981 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1982 MLX5_L3_PROT_TYPE_IPV4);
1983 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1984 MLX5_HASH_IP_IPSEC_SPI);
1987 case MLX5E_TT_IPV6_IPSEC_ESP:
1988 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1989 MLX5_L3_PROT_TYPE_IPV6);
1990 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
1991 MLX5_HASH_IP_IPSEC_SPI);
1995 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
1996 MLX5_L3_PROT_TYPE_IPV4);
1997 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2002 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2003 MLX5_L3_PROT_TYPE_IPV6);
2004 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2009 "mlx5e_build_indir_tir_ctx: bad traffic type!\n");
2013 static void mlx5e_build_direct_tir_ctx(struct mlx5e_priv *priv, u32 *tirc,
2016 MLX5_SET(tirc, tirc, transport_domain, priv->tdn);
2018 mlx5e_build_tir_ctx_lro(tirc, priv);
2020 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
2021 MLX5_SET(tirc, tirc, indirect_table, rqtn);
2022 MLX5_SET(tirc, tirc, rx_hash_fn, MLX5_RX_HASH_FN_INVERTED_XOR8);
2025 static int mlx5e_create_tirs(struct mlx5e_priv *priv)
2027 int nch = mlx5e_get_max_num_channels(priv->mdev);
2036 inlen = MLX5_ST_SZ_BYTES(create_tir_in);
2037 in = mlx5_vzalloc(inlen);
2042 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
2043 memset(in, 0, inlen);
2044 tirn = &priv->indir_tirn[tt];
2045 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
2046 mlx5e_build_indir_tir_ctx(priv, tirc, tt);
2047 err = mlx5_core_create_tir(priv->mdev, in, inlen, tirn);
2049 goto err_destroy_tirs;
2053 for (ix = 0; ix < nch; ix++) {
2054 memset(in, 0, inlen);
2055 tirn = &priv->direct_tir[ix].tirn;
2056 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
2057 mlx5e_build_direct_tir_ctx(priv, tirc,
2058 priv->direct_tir[ix].rqtn);
2059 err = mlx5_core_create_tir(priv->mdev, in, inlen, tirn);
2061 goto err_destroy_ch_tirs;
2068 err_destroy_ch_tirs:
2069 for (ix--; ix >= 0; ix--)
2070 mlx5_core_destroy_tir(priv->mdev, priv->direct_tir[ix].tirn);
2073 for (tt--; tt >= 0; tt--)
2074 mlx5_core_destroy_tir(priv->mdev, priv->indir_tirn[tt]);
2081 static void mlx5e_destroy_tirs(struct mlx5e_priv *priv)
2083 int nch = mlx5e_get_max_num_channels(priv->mdev);
2086 for (i = 0; i < nch; i++)
2087 mlx5_core_destroy_tir(priv->mdev, priv->direct_tir[i].tirn);
2089 for (i = 0; i < MLX5E_NUM_INDIR_TIRS; i++)
2090 mlx5_core_destroy_tir(priv->mdev, priv->indir_tirn[i]);
2093 int mlx5e_modify_rqs_vsd(struct mlx5e_priv *priv, bool vsd)
2098 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
2101 for (i = 0; i < priv->params.num_channels; i++) {
2102 err = mlx5e_modify_rq_vsd(&priv->channel[i]->rq, vsd);
2110 static int mlx5e_setup_tc(struct net_device *netdev, u8 tc)
2112 struct mlx5e_priv *priv = netdev_priv(netdev);
2116 if (tc && tc != MLX5E_MAX_NUM_TC)
2119 mutex_lock(&priv->state_lock);
2121 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2123 mlx5e_close_locked(priv->netdev);
2125 priv->params.num_tc = tc ? tc : 1;
2128 err = mlx5e_open_locked(priv->netdev);
2130 mutex_unlock(&priv->state_lock);
2135 static int mlx5e_ndo_setup_tc(struct net_device *dev, u32 handle,
2136 __be16 proto, struct tc_to_netdev *tc)
2138 struct mlx5e_priv *priv = netdev_priv(dev);
2140 if (TC_H_MAJ(handle) != TC_H_MAJ(TC_H_INGRESS))
2144 case TC_SETUP_CLSFLOWER:
2145 switch (tc->cls_flower->command) {
2146 case TC_CLSFLOWER_REPLACE:
2147 return mlx5e_configure_flower(priv, proto, tc->cls_flower);
2148 case TC_CLSFLOWER_DESTROY:
2149 return mlx5e_delete_flower(priv, tc->cls_flower);
2156 if (tc->type != TC_SETUP_MQPRIO)
2159 return mlx5e_setup_tc(dev, tc->tc);
2162 static struct rtnl_link_stats64 *
2163 mlx5e_get_stats(struct net_device *dev, struct rtnl_link_stats64 *stats)
2165 struct mlx5e_priv *priv = netdev_priv(dev);
2166 struct mlx5e_sw_stats *sstats = &priv->stats.sw;
2167 struct mlx5e_vport_stats *vstats = &priv->stats.vport;
2168 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
2170 stats->rx_packets = sstats->rx_packets;
2171 stats->rx_bytes = sstats->rx_bytes;
2172 stats->tx_packets = sstats->tx_packets;
2173 stats->tx_bytes = sstats->tx_bytes;
2175 stats->rx_dropped = priv->stats.qcnt.rx_out_of_buffer;
2176 stats->tx_dropped = sstats->tx_queue_dropped;
2178 stats->rx_length_errors =
2179 PPORT_802_3_GET(pstats, a_in_range_length_errors) +
2180 PPORT_802_3_GET(pstats, a_out_of_range_length_field) +
2181 PPORT_802_3_GET(pstats, a_frame_too_long_errors);
2182 stats->rx_crc_errors =
2183 PPORT_802_3_GET(pstats, a_frame_check_sequence_errors);
2184 stats->rx_frame_errors = PPORT_802_3_GET(pstats, a_alignment_errors);
2185 stats->tx_aborted_errors = PPORT_2863_GET(pstats, if_out_discards);
2186 stats->tx_carrier_errors =
2187 PPORT_802_3_GET(pstats, a_symbol_error_during_carrier);
2188 stats->rx_errors = stats->rx_length_errors + stats->rx_crc_errors +
2189 stats->rx_frame_errors;
2190 stats->tx_errors = stats->tx_aborted_errors + stats->tx_carrier_errors;
2192 /* vport multicast also counts packets that are dropped due to steering
2193 * or rx out of buffer
2196 VPORT_COUNTER_GET(vstats, received_eth_multicast.packets);
2201 static void mlx5e_set_rx_mode(struct net_device *dev)
2203 struct mlx5e_priv *priv = netdev_priv(dev);
2205 schedule_work(&priv->set_rx_mode_work);
2208 static int mlx5e_set_mac(struct net_device *netdev, void *addr)
2210 struct mlx5e_priv *priv = netdev_priv(netdev);
2211 struct sockaddr *saddr = addr;
2213 if (!is_valid_ether_addr(saddr->sa_data))
2214 return -EADDRNOTAVAIL;
2216 netif_addr_lock_bh(netdev);
2217 ether_addr_copy(netdev->dev_addr, saddr->sa_data);
2218 netif_addr_unlock_bh(netdev);
2220 schedule_work(&priv->set_rx_mode_work);
2225 #define MLX5E_SET_FEATURE(netdev, feature, enable) \
2228 netdev->features |= feature; \
2230 netdev->features &= ~feature; \
2233 typedef int (*mlx5e_feature_handler)(struct net_device *netdev, bool enable);
2235 static int set_feature_lro(struct net_device *netdev, bool enable)
2237 struct mlx5e_priv *priv = netdev_priv(netdev);
2238 bool was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2241 mutex_lock(&priv->state_lock);
2243 if (was_opened && (priv->params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST))
2244 mlx5e_close_locked(priv->netdev);
2246 priv->params.lro_en = enable;
2247 err = mlx5e_modify_tirs_lro(priv);
2249 netdev_err(netdev, "lro modify failed, %d\n", err);
2250 priv->params.lro_en = !enable;
2253 if (was_opened && (priv->params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST))
2254 mlx5e_open_locked(priv->netdev);
2256 mutex_unlock(&priv->state_lock);
2261 static int set_feature_vlan_filter(struct net_device *netdev, bool enable)
2263 struct mlx5e_priv *priv = netdev_priv(netdev);
2266 mlx5e_enable_vlan_filter(priv);
2268 mlx5e_disable_vlan_filter(priv);
2273 static int set_feature_tc_num_filters(struct net_device *netdev, bool enable)
2275 struct mlx5e_priv *priv = netdev_priv(netdev);
2277 if (!enable && mlx5e_tc_num_filters(priv)) {
2279 "Active offloaded tc filters, can't turn hw_tc_offload off\n");
2286 static int set_feature_rx_all(struct net_device *netdev, bool enable)
2288 struct mlx5e_priv *priv = netdev_priv(netdev);
2289 struct mlx5_core_dev *mdev = priv->mdev;
2291 return mlx5_set_port_fcs(mdev, !enable);
2294 static int set_feature_rx_vlan(struct net_device *netdev, bool enable)
2296 struct mlx5e_priv *priv = netdev_priv(netdev);
2299 mutex_lock(&priv->state_lock);
2301 priv->params.vlan_strip_disable = !enable;
2302 err = mlx5e_modify_rqs_vsd(priv, !enable);
2304 priv->params.vlan_strip_disable = enable;
2306 mutex_unlock(&priv->state_lock);
2311 static int mlx5e_handle_feature(struct net_device *netdev,
2312 netdev_features_t wanted_features,
2313 netdev_features_t feature,
2314 mlx5e_feature_handler feature_handler)
2316 netdev_features_t changes = wanted_features ^ netdev->features;
2317 bool enable = !!(wanted_features & feature);
2320 if (!(changes & feature))
2323 err = feature_handler(netdev, enable);
2325 netdev_err(netdev, "%s feature 0x%llx failed err %d\n",
2326 enable ? "Enable" : "Disable", feature, err);
2330 MLX5E_SET_FEATURE(netdev, feature, enable);
2334 static int mlx5e_set_features(struct net_device *netdev,
2335 netdev_features_t features)
2339 err = mlx5e_handle_feature(netdev, features, NETIF_F_LRO,
2341 err |= mlx5e_handle_feature(netdev, features,
2342 NETIF_F_HW_VLAN_CTAG_FILTER,
2343 set_feature_vlan_filter);
2344 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_TC,
2345 set_feature_tc_num_filters);
2346 err |= mlx5e_handle_feature(netdev, features, NETIF_F_RXALL,
2347 set_feature_rx_all);
2348 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_VLAN_CTAG_RX,
2349 set_feature_rx_vlan);
2351 return err ? -EINVAL : 0;
2354 #define MXL5_HW_MIN_MTU 64
2355 #define MXL5E_MIN_MTU (MXL5_HW_MIN_MTU + ETH_FCS_LEN)
2357 static int mlx5e_change_mtu(struct net_device *netdev, int new_mtu)
2359 struct mlx5e_priv *priv = netdev_priv(netdev);
2360 struct mlx5_core_dev *mdev = priv->mdev;
2366 mlx5_query_port_max_mtu(mdev, &max_mtu, 1);
2368 max_mtu = MLX5E_HW2SW_MTU(max_mtu);
2369 min_mtu = MLX5E_HW2SW_MTU(MXL5E_MIN_MTU);
2371 if (new_mtu > max_mtu || new_mtu < min_mtu) {
2373 "%s: Bad MTU (%d), valid range is: [%d..%d]\n",
2374 __func__, new_mtu, min_mtu, max_mtu);
2378 mutex_lock(&priv->state_lock);
2380 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2382 mlx5e_close_locked(netdev);
2384 netdev->mtu = new_mtu;
2387 err = mlx5e_open_locked(netdev);
2389 mutex_unlock(&priv->state_lock);
2394 static int mlx5e_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2398 return mlx5e_hwstamp_set(dev, ifr);
2400 return mlx5e_hwstamp_get(dev, ifr);
2406 static int mlx5e_set_vf_mac(struct net_device *dev, int vf, u8 *mac)
2408 struct mlx5e_priv *priv = netdev_priv(dev);
2409 struct mlx5_core_dev *mdev = priv->mdev;
2411 return mlx5_eswitch_set_vport_mac(mdev->priv.eswitch, vf + 1, mac);
2414 static int mlx5e_set_vf_vlan(struct net_device *dev, int vf, u16 vlan, u8 qos)
2416 struct mlx5e_priv *priv = netdev_priv(dev);
2417 struct mlx5_core_dev *mdev = priv->mdev;
2419 return mlx5_eswitch_set_vport_vlan(mdev->priv.eswitch, vf + 1,
2423 static int mlx5_vport_link2ifla(u8 esw_link)
2426 case MLX5_ESW_VPORT_ADMIN_STATE_DOWN:
2427 return IFLA_VF_LINK_STATE_DISABLE;
2428 case MLX5_ESW_VPORT_ADMIN_STATE_UP:
2429 return IFLA_VF_LINK_STATE_ENABLE;
2431 return IFLA_VF_LINK_STATE_AUTO;
2434 static int mlx5_ifla_link2vport(u8 ifla_link)
2436 switch (ifla_link) {
2437 case IFLA_VF_LINK_STATE_DISABLE:
2438 return MLX5_ESW_VPORT_ADMIN_STATE_DOWN;
2439 case IFLA_VF_LINK_STATE_ENABLE:
2440 return MLX5_ESW_VPORT_ADMIN_STATE_UP;
2442 return MLX5_ESW_VPORT_ADMIN_STATE_AUTO;
2445 static int mlx5e_set_vf_link_state(struct net_device *dev, int vf,
2448 struct mlx5e_priv *priv = netdev_priv(dev);
2449 struct mlx5_core_dev *mdev = priv->mdev;
2451 return mlx5_eswitch_set_vport_state(mdev->priv.eswitch, vf + 1,
2452 mlx5_ifla_link2vport(link_state));
2455 static int mlx5e_get_vf_config(struct net_device *dev,
2456 int vf, struct ifla_vf_info *ivi)
2458 struct mlx5e_priv *priv = netdev_priv(dev);
2459 struct mlx5_core_dev *mdev = priv->mdev;
2462 err = mlx5_eswitch_get_vport_config(mdev->priv.eswitch, vf + 1, ivi);
2465 ivi->linkstate = mlx5_vport_link2ifla(ivi->linkstate);
2469 static int mlx5e_get_vf_stats(struct net_device *dev,
2470 int vf, struct ifla_vf_stats *vf_stats)
2472 struct mlx5e_priv *priv = netdev_priv(dev);
2473 struct mlx5_core_dev *mdev = priv->mdev;
2475 return mlx5_eswitch_get_vport_stats(mdev->priv.eswitch, vf + 1,
2479 static void mlx5e_add_vxlan_port(struct net_device *netdev,
2480 sa_family_t sa_family, __be16 port)
2482 struct mlx5e_priv *priv = netdev_priv(netdev);
2484 if (!mlx5e_vxlan_allowed(priv->mdev))
2487 mlx5e_vxlan_add_port(priv, be16_to_cpu(port));
2490 static void mlx5e_del_vxlan_port(struct net_device *netdev,
2491 sa_family_t sa_family, __be16 port)
2493 struct mlx5e_priv *priv = netdev_priv(netdev);
2495 if (!mlx5e_vxlan_allowed(priv->mdev))
2498 mlx5e_vxlan_del_port(priv, be16_to_cpu(port));
2501 static netdev_features_t mlx5e_vxlan_features_check(struct mlx5e_priv *priv,
2502 struct sk_buff *skb,
2503 netdev_features_t features)
2505 struct udphdr *udph;
2509 switch (vlan_get_protocol(skb)) {
2510 case htons(ETH_P_IP):
2511 proto = ip_hdr(skb)->protocol;
2513 case htons(ETH_P_IPV6):
2514 proto = ipv6_hdr(skb)->nexthdr;
2520 if (proto == IPPROTO_UDP) {
2521 udph = udp_hdr(skb);
2522 port = be16_to_cpu(udph->dest);
2525 /* Verify if UDP port is being offloaded by HW */
2526 if (port && mlx5e_vxlan_lookup_port(priv, port))
2530 /* Disable CSUM and GSO if the udp dport is not offloaded by HW */
2531 return features & ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
2534 static netdev_features_t mlx5e_features_check(struct sk_buff *skb,
2535 struct net_device *netdev,
2536 netdev_features_t features)
2538 struct mlx5e_priv *priv = netdev_priv(netdev);
2540 features = vlan_features_check(skb, features);
2541 features = vxlan_features_check(skb, features);
2543 /* Validate if the tunneled packet is being offloaded by HW */
2544 if (skb->encapsulation &&
2545 (features & NETIF_F_CSUM_MASK || features & NETIF_F_GSO_MASK))
2546 return mlx5e_vxlan_features_check(priv, skb, features);
2551 static const struct net_device_ops mlx5e_netdev_ops_basic = {
2552 .ndo_open = mlx5e_open,
2553 .ndo_stop = mlx5e_close,
2554 .ndo_start_xmit = mlx5e_xmit,
2555 .ndo_setup_tc = mlx5e_ndo_setup_tc,
2556 .ndo_select_queue = mlx5e_select_queue,
2557 .ndo_get_stats64 = mlx5e_get_stats,
2558 .ndo_set_rx_mode = mlx5e_set_rx_mode,
2559 .ndo_set_mac_address = mlx5e_set_mac,
2560 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
2561 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
2562 .ndo_set_features = mlx5e_set_features,
2563 .ndo_change_mtu = mlx5e_change_mtu,
2564 .ndo_do_ioctl = mlx5e_ioctl,
2567 static const struct net_device_ops mlx5e_netdev_ops_sriov = {
2568 .ndo_open = mlx5e_open,
2569 .ndo_stop = mlx5e_close,
2570 .ndo_start_xmit = mlx5e_xmit,
2571 .ndo_setup_tc = mlx5e_ndo_setup_tc,
2572 .ndo_select_queue = mlx5e_select_queue,
2573 .ndo_get_stats64 = mlx5e_get_stats,
2574 .ndo_set_rx_mode = mlx5e_set_rx_mode,
2575 .ndo_set_mac_address = mlx5e_set_mac,
2576 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
2577 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
2578 .ndo_set_features = mlx5e_set_features,
2579 .ndo_change_mtu = mlx5e_change_mtu,
2580 .ndo_do_ioctl = mlx5e_ioctl,
2581 .ndo_add_vxlan_port = mlx5e_add_vxlan_port,
2582 .ndo_del_vxlan_port = mlx5e_del_vxlan_port,
2583 .ndo_features_check = mlx5e_features_check,
2584 .ndo_set_vf_mac = mlx5e_set_vf_mac,
2585 .ndo_set_vf_vlan = mlx5e_set_vf_vlan,
2586 .ndo_get_vf_config = mlx5e_get_vf_config,
2587 .ndo_set_vf_link_state = mlx5e_set_vf_link_state,
2588 .ndo_get_vf_stats = mlx5e_get_vf_stats,
2591 static int mlx5e_check_required_hca_cap(struct mlx5_core_dev *mdev)
2593 if (MLX5_CAP_GEN(mdev, port_type) != MLX5_CAP_PORT_TYPE_ETH)
2595 if (!MLX5_CAP_GEN(mdev, eth_net_offloads) ||
2596 !MLX5_CAP_GEN(mdev, nic_flow_table) ||
2597 !MLX5_CAP_ETH(mdev, csum_cap) ||
2598 !MLX5_CAP_ETH(mdev, max_lso_cap) ||
2599 !MLX5_CAP_ETH(mdev, vlan_cap) ||
2600 !MLX5_CAP_ETH(mdev, rss_ind_tbl_cap) ||
2601 MLX5_CAP_FLOWTABLE(mdev,
2602 flow_table_properties_nic_receive.max_ft_level)
2604 mlx5_core_warn(mdev,
2605 "Not creating net device, some required device capabilities are missing\n");
2608 if (!MLX5_CAP_ETH(mdev, self_lb_en_modifiable))
2609 mlx5_core_warn(mdev, "Self loop back prevention is not supported\n");
2610 if (!MLX5_CAP_GEN(mdev, cq_moderation))
2611 mlx5_core_warn(mdev, "CQ modiration is not supported\n");
2616 u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev)
2618 int bf_buf_size = (1 << MLX5_CAP_GEN(mdev, log_bf_reg_size)) / 2;
2620 return bf_buf_size -
2621 sizeof(struct mlx5e_tx_wqe) +
2622 2 /*sizeof(mlx5e_tx_wqe.inline_hdr_start)*/;
2625 #ifdef CONFIG_MLX5_CORE_EN_DCB
2626 static void mlx5e_ets_init(struct mlx5e_priv *priv)
2630 priv->params.ets.ets_cap = mlx5_max_tc(priv->mdev) + 1;
2631 for (i = 0; i < priv->params.ets.ets_cap; i++) {
2632 priv->params.ets.tc_tx_bw[i] = MLX5E_MAX_BW_ALLOC;
2633 priv->params.ets.tc_tsa[i] = IEEE_8021QAZ_TSA_VENDOR;
2634 priv->params.ets.prio_tc[i] = i;
2637 /* tclass[prio=0]=1, tclass[prio=1]=0, tclass[prio=i]=i (for i>1) */
2638 priv->params.ets.prio_tc[0] = 1;
2639 priv->params.ets.prio_tc[1] = 0;
2643 void mlx5e_build_default_indir_rqt(struct mlx5_core_dev *mdev,
2644 u32 *indirection_rqt, int len,
2647 int node = mdev->priv.numa_node;
2648 int node_num_of_cores;
2652 node = first_online_node;
2654 node_num_of_cores = cpumask_weight(cpumask_of_node(node));
2656 if (node_num_of_cores)
2657 num_channels = min_t(int, num_channels, node_num_of_cores);
2659 for (i = 0; i < len; i++)
2660 indirection_rqt[i] = i % num_channels;
2663 static bool mlx5e_check_fragmented_striding_rq_cap(struct mlx5_core_dev *mdev)
2665 return MLX5_CAP_GEN(mdev, striding_rq) &&
2666 MLX5_CAP_GEN(mdev, umr_ptr_rlky) &&
2667 MLX5_CAP_ETH(mdev, reg_umr_sq);
2670 static void mlx5e_build_netdev_priv(struct mlx5_core_dev *mdev,
2671 struct net_device *netdev,
2674 struct mlx5e_priv *priv = netdev_priv(netdev);
2676 priv->params.log_sq_size =
2677 MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE;
2678 priv->params.rq_wq_type = mlx5e_check_fragmented_striding_rq_cap(mdev) ?
2679 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ :
2680 MLX5_WQ_TYPE_LINKED_LIST;
2682 switch (priv->params.rq_wq_type) {
2683 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
2684 priv->params.log_rq_size = MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE_MPW;
2685 priv->params.lro_en = true;
2687 default: /* MLX5_WQ_TYPE_LINKED_LIST */
2688 priv->params.log_rq_size = MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE;
2691 priv->params.min_rx_wqes = mlx5_min_rx_wqes(priv->params.rq_wq_type,
2692 BIT(priv->params.log_rq_size));
2693 priv->params.rx_cq_moderation_usec =
2694 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC;
2695 priv->params.rx_cq_moderation_pkts =
2696 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS;
2697 priv->params.tx_cq_moderation_usec =
2698 MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC;
2699 priv->params.tx_cq_moderation_pkts =
2700 MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS;
2701 priv->params.tx_max_inline = mlx5e_get_max_inline_cap(mdev);
2702 priv->params.num_tc = 1;
2703 priv->params.rss_hfunc = ETH_RSS_HASH_XOR;
2705 netdev_rss_key_fill(priv->params.toeplitz_hash_key,
2706 sizeof(priv->params.toeplitz_hash_key));
2708 mlx5e_build_default_indir_rqt(mdev, priv->params.indirection_rqt,
2709 MLX5E_INDIR_RQT_SIZE, num_channels);
2711 priv->params.lro_wqe_sz =
2712 MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ;
2715 priv->netdev = netdev;
2716 priv->params.num_channels = num_channels;
2718 #ifdef CONFIG_MLX5_CORE_EN_DCB
2719 mlx5e_ets_init(priv);
2722 mutex_init(&priv->state_lock);
2724 INIT_WORK(&priv->update_carrier_work, mlx5e_update_carrier_work);
2725 INIT_WORK(&priv->set_rx_mode_work, mlx5e_set_rx_mode_work);
2726 INIT_DELAYED_WORK(&priv->update_stats_work, mlx5e_update_stats_work);
2729 static void mlx5e_set_netdev_dev_addr(struct net_device *netdev)
2731 struct mlx5e_priv *priv = netdev_priv(netdev);
2733 mlx5_query_nic_vport_mac_address(priv->mdev, 0, netdev->dev_addr);
2734 if (is_zero_ether_addr(netdev->dev_addr) &&
2735 !MLX5_CAP_GEN(priv->mdev, vport_group_manager)) {
2736 eth_hw_addr_random(netdev);
2737 mlx5_core_info(priv->mdev, "Assigned random MAC address %pM\n", netdev->dev_addr);
2741 static void mlx5e_build_netdev(struct net_device *netdev)
2743 struct mlx5e_priv *priv = netdev_priv(netdev);
2744 struct mlx5_core_dev *mdev = priv->mdev;
2748 SET_NETDEV_DEV(netdev, &mdev->pdev->dev);
2750 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
2751 netdev->netdev_ops = &mlx5e_netdev_ops_sriov;
2752 #ifdef CONFIG_MLX5_CORE_EN_DCB
2753 netdev->dcbnl_ops = &mlx5e_dcbnl_ops;
2756 netdev->netdev_ops = &mlx5e_netdev_ops_basic;
2759 netdev->watchdog_timeo = 15 * HZ;
2761 netdev->ethtool_ops = &mlx5e_ethtool_ops;
2763 netdev->vlan_features |= NETIF_F_SG;
2764 netdev->vlan_features |= NETIF_F_IP_CSUM;
2765 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
2766 netdev->vlan_features |= NETIF_F_GRO;
2767 netdev->vlan_features |= NETIF_F_TSO;
2768 netdev->vlan_features |= NETIF_F_TSO6;
2769 netdev->vlan_features |= NETIF_F_RXCSUM;
2770 netdev->vlan_features |= NETIF_F_RXHASH;
2772 if (!!MLX5_CAP_ETH(mdev, lro_cap))
2773 netdev->vlan_features |= NETIF_F_LRO;
2775 netdev->hw_features = netdev->vlan_features;
2776 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_TX;
2777 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_RX;
2778 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_FILTER;
2780 if (mlx5e_vxlan_allowed(mdev)) {
2781 netdev->hw_features |= NETIF_F_GSO_UDP_TUNNEL;
2782 netdev->hw_enc_features |= NETIF_F_IP_CSUM;
2783 netdev->hw_enc_features |= NETIF_F_RXCSUM;
2784 netdev->hw_enc_features |= NETIF_F_TSO;
2785 netdev->hw_enc_features |= NETIF_F_TSO6;
2786 netdev->hw_enc_features |= NETIF_F_RXHASH;
2787 netdev->hw_enc_features |= NETIF_F_GSO_UDP_TUNNEL;
2790 mlx5_query_port_fcs(mdev, &fcs_supported, &fcs_enabled);
2793 netdev->hw_features |= NETIF_F_RXALL;
2795 netdev->features = netdev->hw_features;
2796 if (!priv->params.lro_en)
2797 netdev->features &= ~NETIF_F_LRO;
2800 netdev->features &= ~NETIF_F_RXALL;
2802 #define FT_CAP(f) MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive.f)
2803 if (FT_CAP(flow_modify_en) &&
2804 FT_CAP(modify_root) &&
2805 FT_CAP(identified_miss_table_mode) &&
2806 FT_CAP(flow_table_modify))
2807 priv->netdev->hw_features |= NETIF_F_HW_TC;
2809 netdev->features |= NETIF_F_HIGHDMA;
2811 netdev->priv_flags |= IFF_UNICAST_FLT;
2813 mlx5e_set_netdev_dev_addr(netdev);
2816 static int mlx5e_create_mkey(struct mlx5e_priv *priv, u32 pdn,
2817 struct mlx5_core_mkey *mkey)
2819 struct mlx5_core_dev *mdev = priv->mdev;
2820 struct mlx5_create_mkey_mbox_in *in;
2823 in = mlx5_vzalloc(sizeof(*in));
2827 in->seg.flags = MLX5_PERM_LOCAL_WRITE |
2828 MLX5_PERM_LOCAL_READ |
2829 MLX5_ACCESS_MODE_PA;
2830 in->seg.flags_pd = cpu_to_be32(pdn | MLX5_MKEY_LEN64);
2831 in->seg.qpn_mkey7_0 = cpu_to_be32(0xffffff << 8);
2833 err = mlx5_core_create_mkey(mdev, mkey, in, sizeof(*in), NULL, NULL,
2841 static void mlx5e_create_q_counter(struct mlx5e_priv *priv)
2843 struct mlx5_core_dev *mdev = priv->mdev;
2846 err = mlx5_core_alloc_q_counter(mdev, &priv->q_counter);
2848 mlx5_core_warn(mdev, "alloc queue counter failed, %d\n", err);
2849 priv->q_counter = 0;
2853 static void mlx5e_destroy_q_counter(struct mlx5e_priv *priv)
2855 if (!priv->q_counter)
2858 mlx5_core_dealloc_q_counter(priv->mdev, priv->q_counter);
2861 static int mlx5e_create_umr_mkey(struct mlx5e_priv *priv)
2863 struct mlx5_core_dev *mdev = priv->mdev;
2864 struct mlx5_create_mkey_mbox_in *in;
2865 struct mlx5_mkey_seg *mkc;
2866 int inlen = sizeof(*in);
2868 mlx5e_get_max_num_channels(mdev) * MLX5_CHANNEL_MAX_NUM_MTTS;
2871 in = mlx5_vzalloc(inlen);
2876 mkc->status = MLX5_MKEY_STATUS_FREE;
2877 mkc->flags = MLX5_PERM_UMR_EN |
2878 MLX5_PERM_LOCAL_READ |
2879 MLX5_PERM_LOCAL_WRITE |
2880 MLX5_ACCESS_MODE_MTT;
2882 mkc->qpn_mkey7_0 = cpu_to_be32(0xffffff << 8);
2883 mkc->flags_pd = cpu_to_be32(priv->pdn);
2884 mkc->len = cpu_to_be64(npages << PAGE_SHIFT);
2885 mkc->xlt_oct_size = cpu_to_be32(mlx5e_get_mtt_octw(npages));
2886 mkc->log2_page_size = PAGE_SHIFT;
2888 err = mlx5_core_create_mkey(mdev, &priv->umr_mkey, in, inlen, NULL,
2896 static void *mlx5e_create_netdev(struct mlx5_core_dev *mdev)
2898 struct net_device *netdev;
2899 struct mlx5e_priv *priv;
2900 int nch = mlx5e_get_max_num_channels(mdev);
2903 if (mlx5e_check_required_hca_cap(mdev))
2906 netdev = alloc_etherdev_mqs(sizeof(struct mlx5e_priv),
2907 nch * MLX5E_MAX_NUM_TC,
2910 mlx5_core_err(mdev, "alloc_etherdev_mqs() failed\n");
2914 mlx5e_build_netdev_priv(mdev, netdev, nch);
2915 mlx5e_build_netdev(netdev);
2917 netif_carrier_off(netdev);
2919 priv = netdev_priv(netdev);
2921 err = mlx5_alloc_map_uar(mdev, &priv->cq_uar, false);
2923 mlx5_core_err(mdev, "alloc_map uar failed, %d\n", err);
2924 goto err_free_netdev;
2927 err = mlx5_core_alloc_pd(mdev, &priv->pdn);
2929 mlx5_core_err(mdev, "alloc pd failed, %d\n", err);
2930 goto err_unmap_free_uar;
2933 err = mlx5_core_alloc_transport_domain(mdev, &priv->tdn);
2935 mlx5_core_err(mdev, "alloc td failed, %d\n", err);
2936 goto err_dealloc_pd;
2939 err = mlx5e_create_mkey(priv, priv->pdn, &priv->mkey);
2941 mlx5_core_err(mdev, "create mkey failed, %d\n", err);
2942 goto err_dealloc_transport_domain;
2945 err = mlx5e_create_umr_mkey(priv);
2947 mlx5_core_err(mdev, "create umr mkey failed, %d\n", err);
2948 goto err_destroy_mkey;
2951 err = mlx5e_create_tises(priv);
2953 mlx5_core_warn(mdev, "create tises failed, %d\n", err);
2954 goto err_destroy_umr_mkey;
2957 err = mlx5e_open_drop_rq(priv);
2959 mlx5_core_err(mdev, "open drop rq failed, %d\n", err);
2960 goto err_destroy_tises;
2963 err = mlx5e_create_rqts(priv);
2965 mlx5_core_warn(mdev, "create rqts failed, %d\n", err);
2966 goto err_close_drop_rq;
2969 err = mlx5e_create_tirs(priv);
2971 mlx5_core_warn(mdev, "create tirs failed, %d\n", err);
2972 goto err_destroy_rqts;
2975 err = mlx5e_create_flow_steering(priv);
2977 mlx5_core_warn(mdev, "create flow steering failed, %d\n", err);
2978 goto err_destroy_tirs;
2981 mlx5e_create_q_counter(priv);
2983 mlx5e_init_l2_addr(priv);
2985 mlx5e_vxlan_init(priv);
2987 err = mlx5e_tc_init(priv);
2989 goto err_dealloc_q_counters;
2991 #ifdef CONFIG_MLX5_CORE_EN_DCB
2992 mlx5e_dcbnl_ieee_setets_core(priv, &priv->params.ets);
2995 err = register_netdev(netdev);
2997 mlx5_core_err(mdev, "register_netdev failed, %d\n", err);
2998 goto err_tc_cleanup;
3001 if (mlx5e_vxlan_allowed(mdev)) {
3003 vxlan_get_rx_port(netdev);
3007 mlx5e_enable_async_events(priv);
3008 schedule_work(&priv->set_rx_mode_work);
3013 mlx5e_tc_cleanup(priv);
3015 err_dealloc_q_counters:
3016 mlx5e_destroy_q_counter(priv);
3017 mlx5e_destroy_flow_steering(priv);
3020 mlx5e_destroy_tirs(priv);
3023 mlx5e_destroy_rqts(priv);
3026 mlx5e_close_drop_rq(priv);
3029 mlx5e_destroy_tises(priv);
3031 err_destroy_umr_mkey:
3032 mlx5_core_destroy_mkey(mdev, &priv->umr_mkey);
3035 mlx5_core_destroy_mkey(mdev, &priv->mkey);
3037 err_dealloc_transport_domain:
3038 mlx5_core_dealloc_transport_domain(mdev, priv->tdn);
3041 mlx5_core_dealloc_pd(mdev, priv->pdn);
3044 mlx5_unmap_free_uar(mdev, &priv->cq_uar);
3047 free_netdev(netdev);
3052 static void mlx5e_destroy_netdev(struct mlx5_core_dev *mdev, void *vpriv)
3054 struct mlx5e_priv *priv = vpriv;
3055 struct net_device *netdev = priv->netdev;
3057 set_bit(MLX5E_STATE_DESTROYING, &priv->state);
3059 schedule_work(&priv->set_rx_mode_work);
3060 mlx5e_disable_async_events(priv);
3061 flush_scheduled_work();
3062 if (test_bit(MLX5_INTERFACE_STATE_SHUTDOWN, &mdev->intf_state)) {
3063 netif_device_detach(netdev);
3064 mutex_lock(&priv->state_lock);
3065 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
3066 mlx5e_close_locked(netdev);
3067 mutex_unlock(&priv->state_lock);
3069 unregister_netdev(netdev);
3072 mlx5e_tc_cleanup(priv);
3073 mlx5e_vxlan_cleanup(priv);
3074 mlx5e_destroy_q_counter(priv);
3075 mlx5e_destroy_flow_steering(priv);
3076 mlx5e_destroy_tirs(priv);
3077 mlx5e_destroy_rqts(priv);
3078 mlx5e_close_drop_rq(priv);
3079 mlx5e_destroy_tises(priv);
3080 mlx5_core_destroy_mkey(priv->mdev, &priv->umr_mkey);
3081 mlx5_core_destroy_mkey(priv->mdev, &priv->mkey);
3082 mlx5_core_dealloc_transport_domain(priv->mdev, priv->tdn);
3083 mlx5_core_dealloc_pd(priv->mdev, priv->pdn);
3084 mlx5_unmap_free_uar(priv->mdev, &priv->cq_uar);
3086 if (!test_bit(MLX5_INTERFACE_STATE_SHUTDOWN, &mdev->intf_state))
3087 free_netdev(netdev);
3090 static void *mlx5e_get_netdev(void *vpriv)
3092 struct mlx5e_priv *priv = vpriv;
3094 return priv->netdev;
3097 static struct mlx5_interface mlx5e_interface = {
3098 .add = mlx5e_create_netdev,
3099 .remove = mlx5e_destroy_netdev,
3100 .event = mlx5e_async_event,
3101 .protocol = MLX5_INTERFACE_PROTOCOL_ETH,
3102 .get_dev = mlx5e_get_netdev,
3105 void mlx5e_init(void)
3107 mlx5_register_interface(&mlx5e_interface);
3110 void mlx5e_cleanup(void)
3112 mlx5_unregister_interface(&mlx5e_interface);