2 * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
35 #include <linux/if_vlan.h>
36 #include <linux/etherdevice.h>
37 #include <linux/timecounter.h>
38 #include <linux/net_tstamp.h>
39 #include <linux/ptp_clock_kernel.h>
40 #include <linux/crash_dump.h>
41 #include <linux/mlx5/driver.h>
42 #include <linux/mlx5/qp.h>
43 #include <linux/mlx5/cq.h>
44 #include <linux/mlx5/port.h>
45 #include <linux/mlx5/vport.h>
46 #include <linux/mlx5/transobj.h>
47 #include <linux/mlx5/fs.h>
48 #include <linux/rhashtable.h>
49 #include <net/switchdev.h>
51 #include <linux/net_dim.h>
53 #include "mlx5_core.h"
58 #define MLX5E_METADATA_ETHER_TYPE (0x8CE4)
59 #define MLX5E_METADATA_ETHER_LEN 8
61 #define MLX5_SET_CFG(p, f, v) MLX5_SET(create_flow_group_in, p, f, v)
63 #define MLX5E_ETH_HARD_MTU (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN)
65 #define MLX5E_HW2SW_MTU(params, hwmtu) ((hwmtu) - ((params)->hard_mtu))
66 #define MLX5E_SW2HW_MTU(params, swmtu) ((swmtu) + ((params)->hard_mtu))
68 #define MLX5E_MAX_PRIORITY 8
69 #define MLX5E_MAX_DSCP 64
70 #define MLX5E_MAX_NUM_TC 8
72 #define MLX5_RX_HEADROOM NET_SKB_PAD
73 #define MLX5_SKB_FRAG_SZ(len) (SKB_DATA_ALIGN(len) + \
74 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
76 #define MLX5_MPWRQ_MIN_LOG_STRIDE_SZ(mdev) \
77 (6 + MLX5_CAP_GEN(mdev, cache_line_128byte)) /* HW restriction */
78 #define MLX5_MPWRQ_LOG_STRIDE_SZ(mdev, req) \
79 max_t(u32, MLX5_MPWRQ_MIN_LOG_STRIDE_SZ(mdev), req)
80 #define MLX5_MPWRQ_DEF_LOG_STRIDE_SZ(mdev) MLX5_MPWRQ_LOG_STRIDE_SZ(mdev, 6)
81 #define MLX5_MPWRQ_CQE_CMPRS_LOG_STRIDE_SZ(mdev) MLX5_MPWRQ_LOG_STRIDE_SZ(mdev, 8)
82 #define MLX5E_MPWQE_STRIDE_SZ(mdev, cqe_cmprs) \
83 (cqe_cmprs ? MLX5_MPWRQ_CQE_CMPRS_LOG_STRIDE_SZ(mdev) : \
84 MLX5_MPWRQ_DEF_LOG_STRIDE_SZ(mdev))
86 #define MLX5_MPWRQ_LOG_WQE_SZ 18
87 #define MLX5_MPWRQ_WQE_PAGE_ORDER (MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT > 0 ? \
88 MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT : 0)
89 #define MLX5_MPWRQ_PAGES_PER_WQE BIT(MLX5_MPWRQ_WQE_PAGE_ORDER)
91 #define MLX5_MTT_OCTW(npages) (ALIGN(npages, 8) / 2)
92 #define MLX5E_REQUIRED_WQE_MTTS (ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8))
93 #define MLX5E_LOG_ALIGNED_MPWQE_PPW (ilog2(MLX5E_REQUIRED_WQE_MTTS))
94 #define MLX5E_REQUIRED_MTTS(wqes) (wqes * MLX5E_REQUIRED_WQE_MTTS)
95 #define MLX5E_MAX_RQ_NUM_MTTS \
96 ((1 << 16) * 2) /* So that MLX5_MTT_OCTW(num_mtts) fits into u16 */
97 #define MLX5E_ORDER2_MAX_PACKET_MTU (order_base_2(10 * 1024))
98 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW \
99 (ilog2(MLX5E_MAX_RQ_NUM_MTTS / MLX5E_REQUIRED_WQE_MTTS))
100 #define MLX5E_LOG_MAX_RQ_NUM_PACKETS_MPW \
101 (MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW + \
102 (MLX5_MPWRQ_LOG_WQE_SZ - MLX5E_ORDER2_MAX_PACKET_MTU))
104 #define MLX5E_MIN_SKB_FRAG_SZ (MLX5_SKB_FRAG_SZ(MLX5_RX_HEADROOM))
105 #define MLX5E_LOG_MAX_RX_WQE_BULK \
106 (ilog2(PAGE_SIZE / roundup_pow_of_two(MLX5E_MIN_SKB_FRAG_SZ)))
108 #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x6
109 #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa
110 #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xd
112 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE (1 + MLX5E_LOG_MAX_RX_WQE_BULK)
113 #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa
114 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE min_t(u8, 0xd, \
115 MLX5E_LOG_MAX_RQ_NUM_PACKETS_MPW)
117 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW 0x2
119 #define MLX5E_RX_MAX_HEAD (256)
121 #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ (64 * 1024)
122 #define MLX5E_DEFAULT_LRO_TIMEOUT 32
123 #define MLX5E_LRO_TIMEOUT_ARR_SIZE 4
125 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10
126 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE 0x3
127 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20
128 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10
129 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC_FROM_CQE 0x10
130 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20
131 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80
132 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW 0x2
134 #define MLX5E_LOG_INDIR_RQT_SIZE 0x7
135 #define MLX5E_INDIR_RQT_SIZE BIT(MLX5E_LOG_INDIR_RQT_SIZE)
136 #define MLX5E_MIN_NUM_CHANNELS 0x1
137 #define MLX5E_MAX_NUM_CHANNELS (MLX5E_INDIR_RQT_SIZE >> 1)
138 #define MLX5E_MAX_NUM_SQS (MLX5E_MAX_NUM_CHANNELS * MLX5E_MAX_NUM_TC)
139 #define MLX5E_TX_CQ_POLL_BUDGET 128
140 #define MLX5E_UPDATE_STATS_INTERVAL 200 /* msecs */
141 #define MLX5E_SQ_RECOVER_MIN_INTERVAL 500 /* msecs */
143 #define MLX5E_UMR_WQE_INLINE_SZ \
144 (sizeof(struct mlx5e_umr_wqe) + \
145 ALIGN(MLX5_MPWRQ_PAGES_PER_WQE * sizeof(struct mlx5_mtt), \
146 MLX5_UMR_MTT_ALIGNMENT))
147 #define MLX5E_UMR_WQEBBS \
148 (DIV_ROUND_UP(MLX5E_UMR_WQE_INLINE_SZ, MLX5_SEND_WQE_BB))
149 #define MLX5E_ICOSQ_MAX_WQEBBS MLX5E_UMR_WQEBBS
151 #define MLX5E_XDP_MIN_INLINE (ETH_HLEN + VLAN_HLEN)
152 #define MLX5E_XDP_TX_DS_COUNT \
153 ((sizeof(struct mlx5e_tx_wqe) / MLX5_SEND_WQE_DS) + 1 /* SG DS */)
155 #define MLX5E_NUM_MAIN_GROUPS 9
157 #define MLX5E_MSG_LEVEL NETIF_MSG_LINK
159 #define mlx5e_dbg(mlevel, priv, format, ...) \
161 if (NETIF_MSG_##mlevel & (priv)->msglevel) \
162 netdev_warn(priv->netdev, format, \
167 static inline u16 mlx5_min_rx_wqes(int wq_type, u32 wq_size)
170 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
171 return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW,
174 return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES,
179 static inline int mlx5e_get_max_num_channels(struct mlx5_core_dev *mdev)
181 return is_kdump_kernel() ?
182 MLX5E_MIN_NUM_CHANNELS :
183 min_t(int, mdev->priv.eq_table.num_comp_vectors,
184 MLX5E_MAX_NUM_CHANNELS);
187 struct mlx5e_tx_wqe {
188 struct mlx5_wqe_ctrl_seg ctrl;
189 struct mlx5_wqe_eth_seg eth;
190 struct mlx5_wqe_data_seg data[0];
193 struct mlx5e_rx_wqe_ll {
194 struct mlx5_wqe_srq_next_seg next;
195 struct mlx5_wqe_data_seg data[0];
198 struct mlx5e_rx_wqe_cyc {
199 struct mlx5_wqe_data_seg data[0];
202 struct mlx5e_umr_wqe {
203 struct mlx5_wqe_ctrl_seg ctrl;
204 struct mlx5_wqe_umr_ctrl_seg uctrl;
205 struct mlx5_mkey_seg mkc;
206 struct mlx5_mtt inline_mtts[0];
209 extern const char mlx5e_self_tests[][ETH_GSTRING_LEN];
211 static const char mlx5e_priv_flags[][ETH_GSTRING_LEN] = {
218 enum mlx5e_priv_flag {
219 MLX5E_PFLAG_RX_CQE_BASED_MODER = (1 << 0),
220 MLX5E_PFLAG_TX_CQE_BASED_MODER = (1 << 1),
221 MLX5E_PFLAG_RX_CQE_COMPRESS = (1 << 2),
222 MLX5E_PFLAG_RX_STRIDING_RQ = (1 << 3),
225 #define MLX5E_SET_PFLAG(params, pflag, enable) \
228 (params)->pflags |= (pflag); \
230 (params)->pflags &= ~(pflag); \
233 #define MLX5E_GET_PFLAG(params, pflag) (!!((params)->pflags & (pflag)))
235 #ifdef CONFIG_MLX5_CORE_EN_DCB
236 #define MLX5E_MAX_BW_ALLOC 100 /* Max percentage of BW allocation */
239 struct mlx5e_params {
242 u8 log_rq_mtu_frames;
245 bool rx_cqe_compress_def;
246 struct net_dim_cq_moder rx_cq_moderation;
247 struct net_dim_cq_moder tx_cq_moderation;
250 u8 tx_min_inline_mode;
252 u8 toeplitz_hash_key[40];
253 u32 indirection_rqt[MLX5E_INDIR_RQT_SIZE];
254 bool vlan_strip_disable;
260 struct bpf_prog *xdp_prog;
265 #ifdef CONFIG_MLX5_CORE_EN_DCB
266 struct mlx5e_cee_config {
267 /* bw pct for priority group */
268 u8 pg_bw_pct[CEE_DCBX_MAX_PGS];
269 u8 prio_to_pg_map[CEE_DCBX_MAX_PRIO];
270 bool pfc_setting[CEE_DCBX_MAX_PRIO];
277 MLX5_DCB_CHG_NO_RESET,
281 enum mlx5_dcbx_oper_mode mode;
282 struct mlx5e_cee_config cee_cfg; /* pending configuration */
285 /* The only setting that cannot be read from FW */
286 u8 tc_tsa[IEEE_8021QAZ_MAX_TCS];
289 /* Buffer configuration */
295 struct mlx5e_dcbx_dp {
296 u8 dscp2prio[MLX5E_MAX_DSCP];
302 MLX5E_RQ_STATE_ENABLED,
307 /* data path - accessed per cqe */
310 /* data path - accessed per napi poll */
312 struct napi_struct *napi;
313 struct mlx5_core_cq mcq;
314 struct mlx5e_channel *channel;
316 /* cqe decompression */
317 struct mlx5_cqe64 title;
318 struct mlx5_mini_cqe8 mini_arr[MLX5_MINI_CQE_ARRAY_SIZE];
321 u16 decmprs_wqe_counter;
324 struct mlx5_core_dev *mdev;
325 struct mlx5_wq_ctrl wq_ctrl;
326 } ____cacheline_aligned_in_smp;
328 struct mlx5e_tx_wqe_info {
335 enum mlx5e_dma_map_type {
336 MLX5E_DMA_MAP_SINGLE,
340 struct mlx5e_sq_dma {
343 enum mlx5e_dma_map_type type;
347 MLX5E_SQ_STATE_ENABLED,
348 MLX5E_SQ_STATE_RECOVERING,
349 MLX5E_SQ_STATE_IPSEC,
354 struct mlx5e_sq_wqe_info {
361 /* dirtied @completion */
364 struct net_dim dim; /* Adaptive Moderation */
367 u16 pc ____cacheline_aligned_in_smp;
372 /* write@xmit, read@completion */
374 struct mlx5e_sq_dma *dma_fifo;
375 struct mlx5e_tx_wqe_info *wqe_info;
379 struct mlx5_wq_cyc wq;
381 struct mlx5e_sq_stats *stats;
382 void __iomem *uar_map;
383 struct netdev_queue *txq;
389 struct hwtstamp_config *tstamp;
390 struct mlx5_clock *clock;
393 struct mlx5_wq_ctrl wq_ctrl;
394 struct mlx5e_channel *channel;
397 struct mlx5e_txqsq_recover {
398 struct work_struct recover_work;
401 } ____cacheline_aligned_in_smp;
406 /* dirtied @rx completion */
412 /* write@xmit, read@completion */
414 struct mlx5e_dma_info *di;
420 struct mlx5_wq_cyc wq;
421 void __iomem *uar_map;
429 struct mlx5_wq_ctrl wq_ctrl;
430 struct mlx5e_channel *channel;
431 } ____cacheline_aligned_in_smp;
437 u16 pc ____cacheline_aligned_in_smp;
441 /* write@xmit, read@completion */
443 struct mlx5e_sq_wqe_info *ico_wqe;
447 struct mlx5_wq_cyc wq;
448 void __iomem *uar_map;
453 struct mlx5_wq_ctrl wq_ctrl;
454 struct mlx5e_channel *channel;
455 } ____cacheline_aligned_in_smp;
458 mlx5e_wqc_has_room_for(struct mlx5_wq_cyc *wq, u16 cc, u16 pc, u16 n)
460 return (mlx5_wq_cyc_ctr2ix(wq, cc - pc) >= n) || (cc == pc);
463 struct mlx5e_dma_info {
468 struct mlx5e_wqe_frag_info {
469 struct mlx5e_dma_info *di;
474 struct mlx5e_umr_dma_info {
475 struct mlx5e_dma_info dma_info[MLX5_MPWRQ_PAGES_PER_WQE];
478 struct mlx5e_mpw_info {
479 struct mlx5e_umr_dma_info umr;
480 u16 consumed_strides;
481 DECLARE_BITMAP(xdp_xmit_bitmap, MLX5_MPWRQ_PAGES_PER_WQE);
484 #define MLX5E_MAX_RX_FRAGS 4
486 /* a single cache unit is capable to serve one napi call (for non-striding rq)
487 * or a MPWQE (for striding rq).
489 #define MLX5E_CACHE_UNIT (MLX5_MPWRQ_PAGES_PER_WQE > NAPI_POLL_WEIGHT ? \
490 MLX5_MPWRQ_PAGES_PER_WQE : NAPI_POLL_WEIGHT)
491 #define MLX5E_CACHE_SIZE (4 * roundup_pow_of_two(MLX5E_CACHE_UNIT))
492 struct mlx5e_page_cache {
495 struct mlx5e_dma_info page_cache[MLX5E_CACHE_SIZE];
499 typedef void (*mlx5e_fp_handle_rx_cqe)(struct mlx5e_rq*, struct mlx5_cqe64*);
500 typedef struct sk_buff *
501 (*mlx5e_fp_skb_from_cqe_mpwrq)(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi,
502 u16 cqe_bcnt, u32 head_offset, u32 page_idx);
503 typedef struct sk_buff *
504 (*mlx5e_fp_skb_from_cqe)(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe,
505 struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt);
506 typedef bool (*mlx5e_fp_post_rx_wqes)(struct mlx5e_rq *rq);
507 typedef void (*mlx5e_fp_dealloc_wqe)(struct mlx5e_rq*, u16);
510 MLX5E_RQ_FLAG_XDP_XMIT = BIT(0),
513 struct mlx5e_rq_frag_info {
518 struct mlx5e_rq_frags_info {
519 struct mlx5e_rq_frag_info arr[MLX5E_MAX_RX_FRAGS];
529 struct mlx5_wq_cyc wq;
530 struct mlx5e_wqe_frag_info *frags;
531 struct mlx5e_dma_info *di;
532 struct mlx5e_rq_frags_info info;
533 mlx5e_fp_skb_from_cqe skb_from_cqe;
536 struct mlx5_wq_ll wq;
537 struct mlx5e_umr_wqe umr_wqe;
538 struct mlx5e_mpw_info *info;
539 mlx5e_fp_skb_from_cqe_mpwrq skb_from_cqe_mpwrq;
542 bool umr_in_progress;
547 u8 map_dir; /* dma map direction */
550 struct mlx5e_channel *channel;
552 struct net_device *netdev;
553 struct mlx5e_rq_stats *stats;
555 struct mlx5e_page_cache page_cache;
556 struct hwtstamp_config *tstamp;
557 struct mlx5_clock *clock;
559 mlx5e_fp_handle_rx_cqe handle_rx_cqe;
560 mlx5e_fp_post_rx_wqes post_wqes;
561 mlx5e_fp_dealloc_wqe dealloc_wqe;
566 struct net_dim dim; /* Dynamic Interrupt Moderation */
569 struct bpf_prog *xdp_prog;
571 struct mlx5e_xdpsq xdpsq;
572 DECLARE_BITMAP(flags, 8);
573 struct page_pool *page_pool;
576 struct mlx5_wq_ctrl wq_ctrl;
580 struct mlx5_core_dev *mdev;
581 struct mlx5_core_mkey umr_mkey;
583 /* XDP read-mostly */
584 struct xdp_rxq_info xdp_rxq;
585 } ____cacheline_aligned_in_smp;
587 struct mlx5e_channel {
590 struct mlx5e_txqsq sq[MLX5E_MAX_NUM_TC];
591 struct mlx5e_icosq icosq; /* internal control operations */
593 struct napi_struct napi;
595 struct net_device *netdev;
599 /* data path - accessed per napi poll */
600 struct irq_desc *irq_desc;
601 struct mlx5e_ch_stats *stats;
604 struct mlx5e_priv *priv;
605 struct mlx5_core_dev *mdev;
606 struct hwtstamp_config *tstamp;
611 struct mlx5e_channels {
612 struct mlx5e_channel **c;
614 struct mlx5e_params params;
617 struct mlx5e_channel_stats {
618 struct mlx5e_ch_stats ch;
619 struct mlx5e_sq_stats sq[MLX5E_MAX_NUM_TC];
620 struct mlx5e_rq_stats rq;
621 } ____cacheline_aligned_in_smp;
623 enum mlx5e_traffic_types {
628 MLX5E_TT_IPV4_IPSEC_AH,
629 MLX5E_TT_IPV6_IPSEC_AH,
630 MLX5E_TT_IPV4_IPSEC_ESP,
631 MLX5E_TT_IPV6_IPSEC_ESP,
636 MLX5E_NUM_INDIR_TIRS = MLX5E_TT_ANY,
639 enum mlx5e_tunnel_types {
646 MLX5E_STATE_ASYNC_EVENTS_ENABLED,
648 MLX5E_STATE_DESTROYING,
651 struct mlx5e_vxlan_db {
652 spinlock_t lock; /* protect vxlan table */
653 struct radix_tree_root tree;
656 struct mlx5e_l2_rule {
657 u8 addr[ETH_ALEN + 2];
658 struct mlx5_flow_handle *rule;
661 struct mlx5e_flow_table {
663 struct mlx5_flow_table *t;
664 struct mlx5_flow_group **g;
667 #define MLX5E_L2_ADDR_HASH_SIZE BIT(BITS_PER_BYTE)
669 struct mlx5e_tc_table {
670 struct mlx5_flow_table *t;
672 struct rhashtable ht;
674 DECLARE_HASHTABLE(mod_hdr_tbl, 8);
675 DECLARE_HASHTABLE(hairpin_tbl, 8);
678 struct mlx5e_vlan_table {
679 struct mlx5e_flow_table ft;
680 DECLARE_BITMAP(active_cvlans, VLAN_N_VID);
681 DECLARE_BITMAP(active_svlans, VLAN_N_VID);
682 struct mlx5_flow_handle *active_cvlans_rule[VLAN_N_VID];
683 struct mlx5_flow_handle *active_svlans_rule[VLAN_N_VID];
684 struct mlx5_flow_handle *untagged_rule;
685 struct mlx5_flow_handle *any_cvlan_rule;
686 struct mlx5_flow_handle *any_svlan_rule;
687 bool cvlan_filter_disabled;
690 struct mlx5e_l2_table {
691 struct mlx5e_flow_table ft;
692 struct hlist_head netdev_uc[MLX5E_L2_ADDR_HASH_SIZE];
693 struct hlist_head netdev_mc[MLX5E_L2_ADDR_HASH_SIZE];
694 struct mlx5e_l2_rule broadcast;
695 struct mlx5e_l2_rule allmulti;
696 struct mlx5e_l2_rule promisc;
697 bool broadcast_enabled;
698 bool allmulti_enabled;
699 bool promisc_enabled;
702 /* L3/L4 traffic type classifier */
703 struct mlx5e_ttc_table {
704 struct mlx5e_flow_table ft;
705 struct mlx5_flow_handle *rules[MLX5E_NUM_TT];
706 struct mlx5_flow_handle *tunnel_rules[MLX5E_NUM_TUNNEL_TT];
709 #define ARFS_HASH_SHIFT BITS_PER_BYTE
710 #define ARFS_HASH_SIZE BIT(BITS_PER_BYTE)
712 struct mlx5e_flow_table ft;
713 struct mlx5_flow_handle *default_rule;
714 struct hlist_head rules_hash[ARFS_HASH_SIZE];
725 struct mlx5e_arfs_tables {
726 struct arfs_table arfs_tables[ARFS_NUM_TYPES];
727 /* Protect aRFS rules list */
728 spinlock_t arfs_lock;
729 struct list_head rules;
731 struct workqueue_struct *wq;
736 MLX5E_VLAN_FT_LEVEL = 0,
739 MLX5E_INNER_TTC_FT_LEVEL,
744 MLX5E_TC_FT_LEVEL = 0,
745 MLX5E_TC_TTC_FT_LEVEL,
748 struct mlx5e_ethtool_table {
749 struct mlx5_flow_table *ft;
753 #define ETHTOOL_NUM_L3_L4_FTS 7
754 #define ETHTOOL_NUM_L2_FTS 4
756 struct mlx5e_ethtool_steering {
757 struct mlx5e_ethtool_table l3_l4_ft[ETHTOOL_NUM_L3_L4_FTS];
758 struct mlx5e_ethtool_table l2_ft[ETHTOOL_NUM_L2_FTS];
759 struct list_head rules;
763 struct mlx5e_flow_steering {
764 struct mlx5_flow_namespace *ns;
765 struct mlx5e_ethtool_steering ethtool;
766 struct mlx5e_tc_table tc;
767 struct mlx5e_vlan_table vlan;
768 struct mlx5e_l2_table l2;
769 struct mlx5e_ttc_table ttc;
770 struct mlx5e_ttc_table inner_ttc;
771 struct mlx5e_arfs_tables arfs;
781 struct mlx5e_rqt rqt;
782 struct list_head list;
791 /* priv data path fields - start */
792 struct mlx5e_txqsq *txq2sq[MLX5E_MAX_NUM_CHANNELS * MLX5E_MAX_NUM_TC];
793 int channel_tc2txq[MLX5E_MAX_NUM_CHANNELS][MLX5E_MAX_NUM_TC];
794 #ifdef CONFIG_MLX5_CORE_EN_DCB
795 struct mlx5e_dcbx_dp dcbx_dp;
797 /* priv data path fields - end */
801 struct mutex state_lock; /* Protects Interface state */
802 struct mlx5e_rq drop_rq;
804 struct mlx5e_channels channels;
805 u32 tisn[MLX5E_MAX_NUM_TC];
806 struct mlx5e_rqt indir_rqt;
807 struct mlx5e_tir indir_tir[MLX5E_NUM_INDIR_TIRS];
808 struct mlx5e_tir inner_indir_tir[MLX5E_NUM_INDIR_TIRS];
809 struct mlx5e_tir direct_tir[MLX5E_MAX_NUM_CHANNELS];
810 u32 tx_rates[MLX5E_MAX_NUM_SQS];
812 struct mlx5e_flow_steering fs;
813 struct mlx5e_vxlan_db vxlan;
815 struct workqueue_struct *wq;
816 struct work_struct update_carrier_work;
817 struct work_struct set_rx_mode_work;
818 struct work_struct tx_timeout_work;
819 struct delayed_work update_stats_work;
821 struct mlx5_core_dev *mdev;
822 struct net_device *netdev;
823 struct mlx5e_stats stats;
824 struct mlx5e_channel_stats channel_stats[MLX5E_MAX_NUM_CHANNELS];
826 struct hwtstamp_config tstamp;
828 u16 drop_rq_q_counter;
829 #ifdef CONFIG_MLX5_CORE_EN_DCB
830 struct mlx5e_dcbx dcbx;
833 const struct mlx5e_profile *profile;
835 #ifdef CONFIG_MLX5_EN_IPSEC
836 struct mlx5e_ipsec *ipsec;
838 #ifdef CONFIG_MLX5_EN_TLS
839 struct mlx5e_tls *tls;
843 struct mlx5e_profile {
844 void (*init)(struct mlx5_core_dev *mdev,
845 struct net_device *netdev,
846 const struct mlx5e_profile *profile, void *ppriv);
847 void (*cleanup)(struct mlx5e_priv *priv);
848 int (*init_rx)(struct mlx5e_priv *priv);
849 void (*cleanup_rx)(struct mlx5e_priv *priv);
850 int (*init_tx)(struct mlx5e_priv *priv);
851 void (*cleanup_tx)(struct mlx5e_priv *priv);
852 void (*enable)(struct mlx5e_priv *priv);
853 void (*disable)(struct mlx5e_priv *priv);
854 void (*update_stats)(struct mlx5e_priv *priv);
855 void (*update_carrier)(struct mlx5e_priv *priv);
856 int (*max_nch)(struct mlx5_core_dev *mdev);
858 mlx5e_fp_handle_rx_cqe handle_rx_cqe;
859 mlx5e_fp_handle_rx_cqe handle_rx_cqe_mpwqe;
861 void (*netdev_registered_init)(struct mlx5e_priv *priv);
862 void (*netdev_registered_remove)(struct mlx5e_priv *priv);
866 void mlx5e_build_ptys2ethtool_map(void);
868 u16 mlx5e_select_queue(struct net_device *dev, struct sk_buff *skb,
869 void *accel_priv, select_queue_fallback_t fallback);
870 netdev_tx_t mlx5e_xmit(struct sk_buff *skb, struct net_device *dev);
871 netdev_tx_t mlx5e_sq_xmit(struct mlx5e_txqsq *sq, struct sk_buff *skb,
872 struct mlx5e_tx_wqe *wqe, u16 pi);
874 void mlx5e_completion_event(struct mlx5_core_cq *mcq);
875 void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, enum mlx5_event event);
876 int mlx5e_napi_poll(struct napi_struct *napi, int budget);
877 bool mlx5e_poll_tx_cq(struct mlx5e_cq *cq, int napi_budget);
878 int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget);
879 bool mlx5e_poll_xdpsq_cq(struct mlx5e_cq *cq);
880 void mlx5e_free_txqsq_descs(struct mlx5e_txqsq *sq);
881 void mlx5e_free_xdpsq_descs(struct mlx5e_xdpsq *sq);
883 bool mlx5e_check_fragmented_striding_rq_cap(struct mlx5_core_dev *mdev);
884 bool mlx5e_striding_rq_possible(struct mlx5_core_dev *mdev,
885 struct mlx5e_params *params);
887 void mlx5e_page_release(struct mlx5e_rq *rq, struct mlx5e_dma_info *dma_info,
889 void mlx5e_handle_rx_cqe(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe);
890 void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe);
891 bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq);
892 bool mlx5e_post_rx_mpwqes(struct mlx5e_rq *rq);
893 void mlx5e_dealloc_rx_wqe(struct mlx5e_rq *rq, u16 ix);
894 void mlx5e_dealloc_rx_mpwqe(struct mlx5e_rq *rq, u16 ix);
895 void mlx5e_free_rx_mpwqe(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi);
897 mlx5e_skb_from_cqe_mpwrq_linear(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi,
898 u16 cqe_bcnt, u32 head_offset, u32 page_idx);
900 mlx5e_skb_from_cqe_mpwrq_nonlinear(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi,
901 u16 cqe_bcnt, u32 head_offset, u32 page_idx);
903 mlx5e_skb_from_cqe_linear(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe,
904 struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt);
906 mlx5e_skb_from_cqe_nonlinear(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe,
907 struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt);
909 void mlx5e_update_stats(struct mlx5e_priv *priv);
911 int mlx5e_create_flow_steering(struct mlx5e_priv *priv);
912 void mlx5e_destroy_flow_steering(struct mlx5e_priv *priv);
913 void mlx5e_init_l2_addr(struct mlx5e_priv *priv);
914 void mlx5e_destroy_flow_table(struct mlx5e_flow_table *ft);
915 int mlx5e_self_test_num(struct mlx5e_priv *priv);
916 void mlx5e_self_test(struct net_device *ndev, struct ethtool_test *etest,
918 int mlx5e_ethtool_get_flow(struct mlx5e_priv *priv, struct ethtool_rxnfc *info,
920 int mlx5e_ethtool_get_all_flows(struct mlx5e_priv *priv,
921 struct ethtool_rxnfc *info, u32 *rule_locs);
922 int mlx5e_ethtool_flow_replace(struct mlx5e_priv *priv,
923 struct ethtool_rx_flow_spec *fs);
924 int mlx5e_ethtool_flow_remove(struct mlx5e_priv *priv,
926 void mlx5e_ethtool_init_steering(struct mlx5e_priv *priv);
927 void mlx5e_ethtool_cleanup_steering(struct mlx5e_priv *priv);
928 void mlx5e_set_rx_mode_work(struct work_struct *work);
930 int mlx5e_hwstamp_set(struct mlx5e_priv *priv, struct ifreq *ifr);
931 int mlx5e_hwstamp_get(struct mlx5e_priv *priv, struct ifreq *ifr);
932 int mlx5e_modify_rx_cqe_compression_locked(struct mlx5e_priv *priv, bool val);
934 int mlx5e_vlan_rx_add_vid(struct net_device *dev, __always_unused __be16 proto,
936 int mlx5e_vlan_rx_kill_vid(struct net_device *dev, __always_unused __be16 proto,
938 void mlx5e_enable_cvlan_filter(struct mlx5e_priv *priv);
939 void mlx5e_disable_cvlan_filter(struct mlx5e_priv *priv);
940 void mlx5e_timestamp_init(struct mlx5e_priv *priv);
942 struct mlx5e_redirect_rqt_param {
945 u32 rqn; /* Direct RQN (Non-RSS) */
948 struct mlx5e_channels *channels;
949 } rss; /* RSS data */
953 int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz,
954 struct mlx5e_redirect_rqt_param rrp);
955 void mlx5e_build_indir_tir_ctx_hash(struct mlx5e_params *params,
956 enum mlx5e_traffic_types tt,
957 void *tirc, bool inner);
959 int mlx5e_open_locked(struct net_device *netdev);
960 int mlx5e_close_locked(struct net_device *netdev);
962 int mlx5e_open_channels(struct mlx5e_priv *priv,
963 struct mlx5e_channels *chs);
964 void mlx5e_close_channels(struct mlx5e_channels *chs);
966 /* Function pointer to be used to modify WH settings while
969 typedef int (*mlx5e_fp_hw_modify)(struct mlx5e_priv *priv);
970 void mlx5e_switch_priv_channels(struct mlx5e_priv *priv,
971 struct mlx5e_channels *new_chs,
972 mlx5e_fp_hw_modify hw_modify);
973 void mlx5e_activate_priv_channels(struct mlx5e_priv *priv);
974 void mlx5e_deactivate_priv_channels(struct mlx5e_priv *priv);
976 void mlx5e_build_default_indir_rqt(u32 *indirection_rqt, int len,
978 void mlx5e_set_tx_cq_mode_params(struct mlx5e_params *params,
980 void mlx5e_set_rx_cq_mode_params(struct mlx5e_params *params,
982 void mlx5e_set_rq_type(struct mlx5_core_dev *mdev, struct mlx5e_params *params);
983 void mlx5e_init_rq_type_params(struct mlx5_core_dev *mdev,
984 struct mlx5e_params *params);
986 static inline bool mlx5e_tunnel_inner_ft_supported(struct mlx5_core_dev *mdev)
988 return (MLX5_CAP_ETH(mdev, tunnel_stateless_gre) &&
989 MLX5_CAP_FLOWTABLE_NIC_RX(mdev, ft_field_support.inner_ip_version));
992 static inline void mlx5e_sq_fetch_wqe(struct mlx5e_txqsq *sq,
993 struct mlx5e_tx_wqe **wqe,
996 struct mlx5_wq_cyc *wq = &sq->wq;
998 *pi = mlx5_wq_cyc_ctr2ix(wq, sq->pc);
999 *wqe = mlx5_wq_cyc_get_wqe(wq, *pi);
1000 memset(*wqe, 0, sizeof(**wqe));
1004 struct mlx5e_tx_wqe *mlx5e_post_nop(struct mlx5_wq_cyc *wq, u32 sqn, u16 *pc)
1006 u16 pi = mlx5_wq_cyc_ctr2ix(wq, *pc);
1007 struct mlx5e_tx_wqe *wqe = mlx5_wq_cyc_get_wqe(wq, pi);
1008 struct mlx5_wqe_ctrl_seg *cseg = &wqe->ctrl;
1010 memset(cseg, 0, sizeof(*cseg));
1012 cseg->opmod_idx_opcode = cpu_to_be32((*pc << 8) | MLX5_OPCODE_NOP);
1013 cseg->qpn_ds = cpu_to_be32((sqn << 8) | 0x01);
1021 void mlx5e_notify_hw(struct mlx5_wq_cyc *wq, u16 pc,
1022 void __iomem *uar_map,
1023 struct mlx5_wqe_ctrl_seg *ctrl)
1025 ctrl->fm_ce_se = MLX5_WQE_CTRL_CQ_UPDATE;
1026 /* ensure wqe is visible to device before updating doorbell record */
1029 *wq->db = cpu_to_be32(pc);
1031 /* ensure doorbell record is visible to device before ringing the
1036 mlx5_write64((__be32 *)ctrl, uar_map, NULL);
1039 static inline void mlx5e_cq_arm(struct mlx5e_cq *cq)
1041 struct mlx5_core_cq *mcq;
1044 mlx5_cq_arm(mcq, MLX5_CQ_DB_REQ_NOT, mcq->uar->map, cq->wq.cc);
1047 extern const struct ethtool_ops mlx5e_ethtool_ops;
1048 #ifdef CONFIG_MLX5_CORE_EN_DCB
1049 extern const struct dcbnl_rtnl_ops mlx5e_dcbnl_ops;
1050 int mlx5e_dcbnl_ieee_setets_core(struct mlx5e_priv *priv, struct ieee_ets *ets);
1051 void mlx5e_dcbnl_initialize(struct mlx5e_priv *priv);
1052 void mlx5e_dcbnl_init_app(struct mlx5e_priv *priv);
1053 void mlx5e_dcbnl_delete_app(struct mlx5e_priv *priv);
1056 #ifndef CONFIG_RFS_ACCEL
1057 static inline int mlx5e_arfs_create_tables(struct mlx5e_priv *priv)
1062 static inline void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv) {}
1064 static inline int mlx5e_arfs_enable(struct mlx5e_priv *priv)
1069 static inline int mlx5e_arfs_disable(struct mlx5e_priv *priv)
1074 int mlx5e_arfs_create_tables(struct mlx5e_priv *priv);
1075 void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv);
1076 int mlx5e_arfs_enable(struct mlx5e_priv *priv);
1077 int mlx5e_arfs_disable(struct mlx5e_priv *priv);
1078 int mlx5e_rx_flow_steer(struct net_device *dev, const struct sk_buff *skb,
1079 u16 rxq_index, u32 flow_id);
1082 int mlx5e_create_tir(struct mlx5_core_dev *mdev,
1083 struct mlx5e_tir *tir, u32 *in, int inlen);
1084 void mlx5e_destroy_tir(struct mlx5_core_dev *mdev,
1085 struct mlx5e_tir *tir);
1086 int mlx5e_create_mdev_resources(struct mlx5_core_dev *mdev);
1087 void mlx5e_destroy_mdev_resources(struct mlx5_core_dev *mdev);
1088 int mlx5e_refresh_tirs(struct mlx5e_priv *priv, bool enable_uc_lb);
1090 /* common netdev helpers */
1091 int mlx5e_create_indirect_rqt(struct mlx5e_priv *priv);
1093 int mlx5e_create_indirect_tirs(struct mlx5e_priv *priv);
1094 void mlx5e_destroy_indirect_tirs(struct mlx5e_priv *priv);
1096 int mlx5e_create_direct_rqts(struct mlx5e_priv *priv);
1097 void mlx5e_destroy_direct_rqts(struct mlx5e_priv *priv);
1098 int mlx5e_create_direct_tirs(struct mlx5e_priv *priv);
1099 void mlx5e_destroy_direct_tirs(struct mlx5e_priv *priv);
1100 void mlx5e_destroy_rqt(struct mlx5e_priv *priv, struct mlx5e_rqt *rqt);
1103 struct mlx5_flow_table_attr ft_attr;
1105 u32 indir_tirn[MLX5E_NUM_INDIR_TIRS];
1106 struct mlx5e_ttc_table *inner_ttc;
1109 void mlx5e_set_ttc_basic_params(struct mlx5e_priv *priv, struct ttc_params *ttc_params);
1110 void mlx5e_set_ttc_ft_params(struct ttc_params *ttc_params);
1111 void mlx5e_set_inner_ttc_ft_params(struct ttc_params *ttc_params);
1113 int mlx5e_create_ttc_table(struct mlx5e_priv *priv, struct ttc_params *params,
1114 struct mlx5e_ttc_table *ttc);
1115 void mlx5e_destroy_ttc_table(struct mlx5e_priv *priv,
1116 struct mlx5e_ttc_table *ttc);
1118 int mlx5e_create_inner_ttc_table(struct mlx5e_priv *priv, struct ttc_params *params,
1119 struct mlx5e_ttc_table *ttc);
1120 void mlx5e_destroy_inner_ttc_table(struct mlx5e_priv *priv,
1121 struct mlx5e_ttc_table *ttc);
1123 int mlx5e_create_tis(struct mlx5_core_dev *mdev, int tc,
1124 u32 underlay_qpn, u32 *tisn);
1125 void mlx5e_destroy_tis(struct mlx5_core_dev *mdev, u32 tisn);
1127 int mlx5e_create_tises(struct mlx5e_priv *priv);
1128 void mlx5e_cleanup_nic_tx(struct mlx5e_priv *priv);
1129 int mlx5e_close(struct net_device *netdev);
1130 int mlx5e_open(struct net_device *netdev);
1131 void mlx5e_update_stats_work(struct work_struct *work);
1133 int mlx5e_bits_invert(unsigned long a, int size);
1135 typedef int (*change_hw_mtu_cb)(struct mlx5e_priv *priv);
1136 int mlx5e_change_mtu(struct net_device *netdev, int new_mtu,
1137 change_hw_mtu_cb set_mtu_cb);
1139 /* ethtool helpers */
1140 void mlx5e_ethtool_get_drvinfo(struct mlx5e_priv *priv,
1141 struct ethtool_drvinfo *drvinfo);
1142 void mlx5e_ethtool_get_strings(struct mlx5e_priv *priv,
1143 uint32_t stringset, uint8_t *data);
1144 int mlx5e_ethtool_get_sset_count(struct mlx5e_priv *priv, int sset);
1145 void mlx5e_ethtool_get_ethtool_stats(struct mlx5e_priv *priv,
1146 struct ethtool_stats *stats, u64 *data);
1147 void mlx5e_ethtool_get_ringparam(struct mlx5e_priv *priv,
1148 struct ethtool_ringparam *param);
1149 int mlx5e_ethtool_set_ringparam(struct mlx5e_priv *priv,
1150 struct ethtool_ringparam *param);
1151 void mlx5e_ethtool_get_channels(struct mlx5e_priv *priv,
1152 struct ethtool_channels *ch);
1153 int mlx5e_ethtool_set_channels(struct mlx5e_priv *priv,
1154 struct ethtool_channels *ch);
1155 int mlx5e_ethtool_get_coalesce(struct mlx5e_priv *priv,
1156 struct ethtool_coalesce *coal);
1157 int mlx5e_ethtool_set_coalesce(struct mlx5e_priv *priv,
1158 struct ethtool_coalesce *coal);
1159 int mlx5e_ethtool_get_ts_info(struct mlx5e_priv *priv,
1160 struct ethtool_ts_info *info);
1161 int mlx5e_ethtool_flash_device(struct mlx5e_priv *priv,
1162 struct ethtool_flash *flash);
1164 /* mlx5e generic netdev management API */
1166 mlx5e_create_netdev(struct mlx5_core_dev *mdev, const struct mlx5e_profile *profile,
1168 int mlx5e_attach_netdev(struct mlx5e_priv *priv);
1169 void mlx5e_detach_netdev(struct mlx5e_priv *priv);
1170 void mlx5e_destroy_netdev(struct mlx5e_priv *priv);
1171 void mlx5e_build_nic_params(struct mlx5_core_dev *mdev,
1172 struct mlx5e_params *params,
1173 u16 max_channels, u16 mtu);
1174 u8 mlx5e_params_calculate_tx_min_inline(struct mlx5_core_dev *mdev);
1175 void mlx5e_rx_dim_work(struct work_struct *work);
1176 void mlx5e_tx_dim_work(struct work_struct *work);
1177 #endif /* __MLX5_EN_H__ */