2 * Driver for (BCM4706)? GBit MAC core on BCMA bus.
4 * Copyright (C) 2012 Rafał Miłecki <zajec5@gmail.com>
6 * Licensed under the GNU/GPL. See COPYING for details.
11 #include <linux/kernel.h>
12 #include <linux/module.h>
13 #include <linux/delay.h>
14 #include <linux/etherdevice.h>
15 #include <linux/mii.h>
16 #include <linux/phy.h>
17 #include <linux/interrupt.h>
18 #include <linux/dma-mapping.h>
19 #include <bcm47xx_nvram.h>
21 static const struct bcma_device_id bgmac_bcma_tbl[] = {
22 BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_4706_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS),
23 BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS),
26 MODULE_DEVICE_TABLE(bcma, bgmac_bcma_tbl);
28 static bool bgmac_wait_value(struct bcma_device *core, u16 reg, u32 mask,
29 u32 value, int timeout)
34 for (i = 0; i < timeout / 10; i++) {
35 val = bcma_read32(core, reg);
36 if ((val & mask) == value)
40 pr_err("Timeout waiting for reg 0x%X\n", reg);
44 /**************************************************
46 **************************************************/
48 static void bgmac_dma_tx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
56 /* Suspend DMA TX ring first.
57 * bgmac_wait_value doesn't support waiting for any of few values, so
58 * implement whole loop here.
60 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL,
61 BGMAC_DMA_TX_SUSPEND);
62 for (i = 0; i < 10000 / 10; i++) {
63 val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
64 val &= BGMAC_DMA_TX_STAT;
65 if (val == BGMAC_DMA_TX_STAT_DISABLED ||
66 val == BGMAC_DMA_TX_STAT_IDLEWAIT ||
67 val == BGMAC_DMA_TX_STAT_STOPPED) {
74 bgmac_err(bgmac, "Timeout suspending DMA TX ring 0x%X (BGMAC_DMA_TX_STAT: 0x%08X)\n",
75 ring->mmio_base, val);
77 /* Remove SUSPEND bit */
78 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, 0);
79 if (!bgmac_wait_value(bgmac->core,
80 ring->mmio_base + BGMAC_DMA_TX_STATUS,
81 BGMAC_DMA_TX_STAT, BGMAC_DMA_TX_STAT_DISABLED,
83 bgmac_warn(bgmac, "DMA TX ring 0x%X wasn't disabled on time, waiting additional 300us\n",
86 val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
87 if ((val & BGMAC_DMA_TX_STAT) != BGMAC_DMA_TX_STAT_DISABLED)
88 bgmac_err(bgmac, "Reset of DMA TX ring 0x%X failed\n",
93 static void bgmac_dma_tx_enable(struct bgmac *bgmac,
94 struct bgmac_dma_ring *ring)
98 ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL);
99 ctl |= BGMAC_DMA_TX_ENABLE;
100 ctl |= BGMAC_DMA_TX_PARITY_DISABLE;
101 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl);
104 static netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac,
105 struct bgmac_dma_ring *ring,
108 struct device *dma_dev = bgmac->core->dma_dev;
109 struct net_device *net_dev = bgmac->net_dev;
110 struct bgmac_dma_desc *dma_desc;
111 struct bgmac_slot_info *slot;
115 if (skb->len > BGMAC_DESC_CTL1_LEN) {
116 bgmac_err(bgmac, "Too long skb (%d)\n", skb->len);
120 if (ring->start <= ring->end)
121 free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
123 free_slots = ring->start - ring->end;
124 if (free_slots == 1) {
125 bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
126 netif_stop_queue(net_dev);
127 return NETDEV_TX_BUSY;
130 slot = &ring->slots[ring->end];
132 slot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len,
134 if (dma_mapping_error(dma_dev, slot->dma_addr)) {
135 bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
140 ctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF;
141 if (ring->end == ring->num_slots - 1)
142 ctl0 |= BGMAC_DESC_CTL0_EOT;
143 ctl1 = skb->len & BGMAC_DESC_CTL1_LEN;
145 dma_desc = ring->cpu_base;
146 dma_desc += ring->end;
147 dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
148 dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
149 dma_desc->ctl0 = cpu_to_le32(ctl0);
150 dma_desc->ctl1 = cpu_to_le32(ctl1);
152 netdev_sent_queue(net_dev, skb->len);
156 /* Increase ring->end to point empty slot. We tell hardware the first
157 * slot it should *not* read.
159 if (++ring->end >= BGMAC_TX_RING_SLOTS)
161 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
163 ring->end * sizeof(struct bgmac_dma_desc));
165 /* Always keep one slot free to allow detecting bugged calls. */
166 if (--free_slots == 1)
167 netif_stop_queue(net_dev);
172 netif_stop_queue(net_dev);
177 /* Free transmitted packets */
178 static void bgmac_dma_tx_free(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
180 struct device *dma_dev = bgmac->core->dma_dev;
183 unsigned bytes_compl = 0, pkts_compl = 0;
185 /* The last slot that hardware didn't consume yet */
186 empty_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
187 empty_slot &= BGMAC_DMA_TX_STATDPTR;
188 empty_slot -= ring->index_base;
189 empty_slot &= BGMAC_DMA_TX_STATDPTR;
190 empty_slot /= sizeof(struct bgmac_dma_desc);
192 while (ring->start != empty_slot) {
193 struct bgmac_slot_info *slot = &ring->slots[ring->start];
196 /* Unmap no longer used buffer */
197 dma_unmap_single(dma_dev, slot->dma_addr,
198 slot->skb->len, DMA_TO_DEVICE);
201 bytes_compl += slot->skb->len;
204 /* Free memory! :) */
205 dev_kfree_skb(slot->skb);
208 bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
209 ring->start, ring->end);
212 if (++ring->start >= BGMAC_TX_RING_SLOTS)
217 netdev_completed_queue(bgmac->net_dev, pkts_compl, bytes_compl);
219 if (freed && netif_queue_stopped(bgmac->net_dev))
220 netif_wake_queue(bgmac->net_dev);
223 static void bgmac_dma_rx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
225 if (!ring->mmio_base)
228 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, 0);
229 if (!bgmac_wait_value(bgmac->core,
230 ring->mmio_base + BGMAC_DMA_RX_STATUS,
231 BGMAC_DMA_RX_STAT, BGMAC_DMA_RX_STAT_DISABLED,
233 bgmac_err(bgmac, "Reset of ring 0x%X RX failed\n",
237 static void bgmac_dma_rx_enable(struct bgmac *bgmac,
238 struct bgmac_dma_ring *ring)
242 ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL);
243 ctl &= BGMAC_DMA_RX_ADDREXT_MASK;
244 ctl |= BGMAC_DMA_RX_ENABLE;
245 ctl |= BGMAC_DMA_RX_PARITY_DISABLE;
246 ctl |= BGMAC_DMA_RX_OVERFLOW_CONT;
247 ctl |= BGMAC_RX_FRAME_OFFSET << BGMAC_DMA_RX_FRAME_OFFSET_SHIFT;
248 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, ctl);
251 static int bgmac_dma_rx_skb_for_slot(struct bgmac *bgmac,
252 struct bgmac_slot_info *slot)
254 struct device *dma_dev = bgmac->core->dma_dev;
257 struct bgmac_rx_header *rx;
260 skb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE);
264 /* Poison - if everything goes fine, hardware will overwrite it */
265 rx = (struct bgmac_rx_header *)skb->data;
266 rx->len = cpu_to_le16(0xdead);
267 rx->flags = cpu_to_le16(0xbeef);
269 /* Map skb for the DMA */
270 dma_addr = dma_map_single(dma_dev, skb->data,
271 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
272 if (dma_mapping_error(dma_dev, dma_addr)) {
273 bgmac_err(bgmac, "DMA mapping error\n");
278 /* Update the slot */
280 slot->dma_addr = dma_addr;
282 if (slot->dma_addr & 0xC0000000)
283 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
288 static void bgmac_dma_rx_setup_desc(struct bgmac *bgmac,
289 struct bgmac_dma_ring *ring, int desc_idx)
291 struct bgmac_dma_desc *dma_desc = ring->cpu_base + desc_idx;
292 u32 ctl0 = 0, ctl1 = 0;
294 if (desc_idx == ring->num_slots - 1)
295 ctl0 |= BGMAC_DESC_CTL0_EOT;
296 ctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN;
297 /* Is there any BGMAC device that requires extension? */
298 /* ctl1 |= (addrext << B43_DMA64_DCTL1_ADDREXT_SHIFT) &
299 * B43_DMA64_DCTL1_ADDREXT_MASK;
302 dma_desc->addr_low = cpu_to_le32(lower_32_bits(ring->slots[desc_idx].dma_addr));
303 dma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[desc_idx].dma_addr));
304 dma_desc->ctl0 = cpu_to_le32(ctl0);
305 dma_desc->ctl1 = cpu_to_le32(ctl1);
308 static int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
314 end_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_STATUS);
315 end_slot &= BGMAC_DMA_RX_STATDPTR;
316 end_slot -= ring->index_base;
317 end_slot &= BGMAC_DMA_RX_STATDPTR;
318 end_slot /= sizeof(struct bgmac_dma_desc);
320 ring->end = end_slot;
322 while (ring->start != ring->end) {
323 struct device *dma_dev = bgmac->core->dma_dev;
324 struct bgmac_slot_info *slot = &ring->slots[ring->start];
325 struct sk_buff *skb = slot->skb;
326 struct bgmac_rx_header *rx;
329 /* Unmap buffer to make it accessible to the CPU */
330 dma_sync_single_for_cpu(dma_dev, slot->dma_addr,
331 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
333 /* Get info from the header */
334 rx = (struct bgmac_rx_header *)skb->data;
335 len = le16_to_cpu(rx->len);
336 flags = le16_to_cpu(rx->flags);
339 dma_addr_t old_dma_addr = slot->dma_addr;
342 /* Check for poison and drop or pass the packet */
343 if (len == 0xdead && flags == 0xbeef) {
344 bgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n",
346 dma_sync_single_for_device(dma_dev,
356 /* Prepare new skb as replacement */
357 err = bgmac_dma_rx_skb_for_slot(bgmac, slot);
359 /* Poison the old skb */
360 rx->len = cpu_to_le16(0xdead);
361 rx->flags = cpu_to_le16(0xbeef);
363 dma_sync_single_for_device(dma_dev,
369 bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
371 /* Unmap old skb, we'll pass it to the netfif */
372 dma_unmap_single(dma_dev, old_dma_addr,
373 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
375 skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
376 skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
378 skb_checksum_none_assert(skb);
379 skb->protocol = eth_type_trans(skb, bgmac->net_dev);
380 netif_receive_skb(skb);
384 if (++ring->start >= BGMAC_RX_RING_SLOTS)
387 if (handled >= weight) /* Should never be greater */
394 /* Does ring support unaligned addressing? */
395 static bool bgmac_dma_unaligned(struct bgmac *bgmac,
396 struct bgmac_dma_ring *ring,
397 enum bgmac_dma_ring_type ring_type)
400 case BGMAC_DMA_RING_TX:
401 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,
403 if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO))
406 case BGMAC_DMA_RING_RX:
407 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,
409 if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO))
416 static void bgmac_dma_ring_free(struct bgmac *bgmac,
417 struct bgmac_dma_ring *ring)
419 struct device *dma_dev = bgmac->core->dma_dev;
420 struct bgmac_slot_info *slot;
424 for (i = 0; i < ring->num_slots; i++) {
425 slot = &ring->slots[i];
428 dma_unmap_single(dma_dev, slot->dma_addr,
429 slot->skb->len, DMA_TO_DEVICE);
430 dev_kfree_skb(slot->skb);
434 if (ring->cpu_base) {
435 /* Free ring of descriptors */
436 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
437 dma_free_coherent(dma_dev, size, ring->cpu_base,
442 static void bgmac_dma_free(struct bgmac *bgmac)
446 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
447 bgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]);
448 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
449 bgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]);
452 static int bgmac_dma_alloc(struct bgmac *bgmac)
454 struct device *dma_dev = bgmac->core->dma_dev;
455 struct bgmac_dma_ring *ring;
456 static const u16 ring_base[] = { BGMAC_DMA_BASE0, BGMAC_DMA_BASE1,
457 BGMAC_DMA_BASE2, BGMAC_DMA_BASE3, };
458 int size; /* ring size: different for Tx and Rx */
462 BUILD_BUG_ON(BGMAC_MAX_TX_RINGS > ARRAY_SIZE(ring_base));
463 BUILD_BUG_ON(BGMAC_MAX_RX_RINGS > ARRAY_SIZE(ring_base));
465 if (!(bcma_aread32(bgmac->core, BCMA_IOST) & BCMA_IOST_DMA64)) {
466 bgmac_err(bgmac, "Core does not report 64-bit DMA\n");
470 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
471 ring = &bgmac->tx_ring[i];
472 ring->num_slots = BGMAC_TX_RING_SLOTS;
473 ring->mmio_base = ring_base[i];
475 /* Alloc ring of descriptors */
476 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
477 ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
480 if (!ring->cpu_base) {
481 bgmac_err(bgmac, "Allocation of TX ring 0x%X failed\n",
485 if (ring->dma_base & 0xC0000000)
486 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
488 ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
491 ring->index_base = lower_32_bits(ring->dma_base);
493 ring->index_base = 0;
495 /* No need to alloc TX slots yet */
498 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
501 ring = &bgmac->rx_ring[i];
502 ring->num_slots = BGMAC_RX_RING_SLOTS;
503 ring->mmio_base = ring_base[i];
505 /* Alloc ring of descriptors */
506 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
507 ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
510 if (!ring->cpu_base) {
511 bgmac_err(bgmac, "Allocation of RX ring 0x%X failed\n",
516 if (ring->dma_base & 0xC0000000)
517 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
519 ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
522 ring->index_base = lower_32_bits(ring->dma_base);
524 ring->index_base = 0;
527 for (j = 0; j < ring->num_slots; j++) {
528 err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
530 bgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n");
539 bgmac_dma_free(bgmac);
543 static void bgmac_dma_init(struct bgmac *bgmac)
545 struct bgmac_dma_ring *ring;
548 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
549 ring = &bgmac->tx_ring[i];
551 if (!ring->unaligned)
552 bgmac_dma_tx_enable(bgmac, ring);
553 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,
554 lower_32_bits(ring->dma_base));
555 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGHI,
556 upper_32_bits(ring->dma_base));
558 bgmac_dma_tx_enable(bgmac, ring);
561 ring->end = 0; /* Points the slot that should *not* be read */
564 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
567 ring = &bgmac->rx_ring[i];
569 if (!ring->unaligned)
570 bgmac_dma_rx_enable(bgmac, ring);
571 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,
572 lower_32_bits(ring->dma_base));
573 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGHI,
574 upper_32_bits(ring->dma_base));
576 bgmac_dma_rx_enable(bgmac, ring);
578 for (j = 0; j < ring->num_slots; j++)
579 bgmac_dma_rx_setup_desc(bgmac, ring, j);
581 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
583 ring->num_slots * sizeof(struct bgmac_dma_desc));
590 /**************************************************
592 **************************************************/
594 static u16 bgmac_phy_read(struct bgmac *bgmac, u8 phyaddr, u8 reg)
596 struct bcma_device *core;
601 BUILD_BUG_ON(BGMAC_PA_DATA_MASK != BCMA_GMAC_CMN_PA_DATA_MASK);
602 BUILD_BUG_ON(BGMAC_PA_ADDR_MASK != BCMA_GMAC_CMN_PA_ADDR_MASK);
603 BUILD_BUG_ON(BGMAC_PA_ADDR_SHIFT != BCMA_GMAC_CMN_PA_ADDR_SHIFT);
604 BUILD_BUG_ON(BGMAC_PA_REG_MASK != BCMA_GMAC_CMN_PA_REG_MASK);
605 BUILD_BUG_ON(BGMAC_PA_REG_SHIFT != BCMA_GMAC_CMN_PA_REG_SHIFT);
606 BUILD_BUG_ON(BGMAC_PA_WRITE != BCMA_GMAC_CMN_PA_WRITE);
607 BUILD_BUG_ON(BGMAC_PA_START != BCMA_GMAC_CMN_PA_START);
608 BUILD_BUG_ON(BGMAC_PC_EPA_MASK != BCMA_GMAC_CMN_PC_EPA_MASK);
609 BUILD_BUG_ON(BGMAC_PC_MCT_MASK != BCMA_GMAC_CMN_PC_MCT_MASK);
610 BUILD_BUG_ON(BGMAC_PC_MCT_SHIFT != BCMA_GMAC_CMN_PC_MCT_SHIFT);
611 BUILD_BUG_ON(BGMAC_PC_MTE != BCMA_GMAC_CMN_PC_MTE);
613 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {
614 core = bgmac->core->bus->drv_gmac_cmn.core;
615 phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;
616 phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;
619 phy_access_addr = BGMAC_PHY_ACCESS;
620 phy_ctl_addr = BGMAC_PHY_CNTL;
623 tmp = bcma_read32(core, phy_ctl_addr);
624 tmp &= ~BGMAC_PC_EPA_MASK;
626 bcma_write32(core, phy_ctl_addr, tmp);
628 tmp = BGMAC_PA_START;
629 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;
630 tmp |= reg << BGMAC_PA_REG_SHIFT;
631 bcma_write32(core, phy_access_addr, tmp);
633 if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {
634 bgmac_err(bgmac, "Reading PHY %d register 0x%X failed\n",
639 return bcma_read32(core, phy_access_addr) & BGMAC_PA_DATA_MASK;
642 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphywr */
643 static int bgmac_phy_write(struct bgmac *bgmac, u8 phyaddr, u8 reg, u16 value)
645 struct bcma_device *core;
650 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {
651 core = bgmac->core->bus->drv_gmac_cmn.core;
652 phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;
653 phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;
656 phy_access_addr = BGMAC_PHY_ACCESS;
657 phy_ctl_addr = BGMAC_PHY_CNTL;
660 tmp = bcma_read32(core, phy_ctl_addr);
661 tmp &= ~BGMAC_PC_EPA_MASK;
663 bcma_write32(core, phy_ctl_addr, tmp);
665 bgmac_write(bgmac, BGMAC_INT_STATUS, BGMAC_IS_MDIO);
666 if (bgmac_read(bgmac, BGMAC_INT_STATUS) & BGMAC_IS_MDIO)
667 bgmac_warn(bgmac, "Error setting MDIO int\n");
669 tmp = BGMAC_PA_START;
670 tmp |= BGMAC_PA_WRITE;
671 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;
672 tmp |= reg << BGMAC_PA_REG_SHIFT;
674 bcma_write32(core, phy_access_addr, tmp);
676 if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {
677 bgmac_err(bgmac, "Writing to PHY %d register 0x%X failed\n",
685 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyforce */
686 static void bgmac_phy_force(struct bgmac *bgmac)
689 u16 mask = ~(BGMAC_PHY_CTL_SPEED | BGMAC_PHY_CTL_SPEED_MSB |
690 BGMAC_PHY_CTL_ANENAB | BGMAC_PHY_CTL_DUPLEX);
692 if (bgmac->phyaddr == BGMAC_PHY_NOREGS)
698 ctl = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL);
700 if (bgmac->full_duplex)
701 ctl |= BGMAC_PHY_CTL_DUPLEX;
702 if (bgmac->speed == BGMAC_SPEED_100)
703 ctl |= BGMAC_PHY_CTL_SPEED_100;
704 else if (bgmac->speed == BGMAC_SPEED_1000)
705 ctl |= BGMAC_PHY_CTL_SPEED_1000;
706 bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL, ctl);
709 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyadvertise */
710 static void bgmac_phy_advertise(struct bgmac *bgmac)
714 if (bgmac->phyaddr == BGMAC_PHY_NOREGS)
720 /* Adv selected 10/100 speeds */
721 adv = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV);
722 adv &= ~(BGMAC_PHY_ADV_10HALF | BGMAC_PHY_ADV_10FULL |
723 BGMAC_PHY_ADV_100HALF | BGMAC_PHY_ADV_100FULL);
724 if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_10)
725 adv |= BGMAC_PHY_ADV_10HALF;
726 if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_100)
727 adv |= BGMAC_PHY_ADV_100HALF;
728 if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_10)
729 adv |= BGMAC_PHY_ADV_10FULL;
730 if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_100)
731 adv |= BGMAC_PHY_ADV_100FULL;
732 bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV, adv);
734 /* Adv selected 1000 speeds */
735 adv = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV2);
736 adv &= ~(BGMAC_PHY_ADV2_1000HALF | BGMAC_PHY_ADV2_1000FULL);
737 if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_1000)
738 adv |= BGMAC_PHY_ADV2_1000HALF;
739 if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_1000)
740 adv |= BGMAC_PHY_ADV2_1000FULL;
741 bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV2, adv);
744 bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL,
745 bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL) |
746 BGMAC_PHY_CTL_RESTART);
749 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyinit */
750 static void bgmac_phy_init(struct bgmac *bgmac)
752 struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
753 struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;
756 if (ci->id == BCMA_CHIP_ID_BCM5356) {
757 for (i = 0; i < 5; i++) {
758 bgmac_phy_write(bgmac, i, 0x1f, 0x008b);
759 bgmac_phy_write(bgmac, i, 0x15, 0x0100);
760 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
761 bgmac_phy_write(bgmac, i, 0x12, 0x2aaa);
762 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
765 if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg != 10) ||
766 (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg != 10) ||
767 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg != 9)) {
768 bcma_chipco_chipctl_maskset(cc, 2, ~0xc0000000, 0);
769 bcma_chipco_chipctl_maskset(cc, 4, ~0x80000000, 0);
770 for (i = 0; i < 5; i++) {
771 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
772 bgmac_phy_write(bgmac, i, 0x16, 0x5284);
773 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
774 bgmac_phy_write(bgmac, i, 0x17, 0x0010);
775 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
776 bgmac_phy_write(bgmac, i, 0x16, 0x5296);
777 bgmac_phy_write(bgmac, i, 0x17, 0x1073);
778 bgmac_phy_write(bgmac, i, 0x17, 0x9073);
779 bgmac_phy_write(bgmac, i, 0x16, 0x52b6);
780 bgmac_phy_write(bgmac, i, 0x17, 0x9273);
781 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
786 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyreset */
787 static void bgmac_phy_reset(struct bgmac *bgmac)
789 if (bgmac->phyaddr == BGMAC_PHY_NOREGS)
792 bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL,
793 BGMAC_PHY_CTL_RESET);
795 if (bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL) &
797 bgmac_err(bgmac, "PHY reset failed\n");
798 bgmac_phy_init(bgmac);
801 /**************************************************
803 **************************************************/
805 /* TODO: can we just drop @force? Can we don't reset MAC at all if there is
806 * nothing to change? Try if after stabilizng driver.
808 static void bgmac_cmdcfg_maskset(struct bgmac *bgmac, u32 mask, u32 set,
811 u32 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);
812 u32 new_val = (cmdcfg & mask) | set;
814 bgmac_set(bgmac, BGMAC_CMDCFG, BGMAC_CMDCFG_SR);
817 if (new_val != cmdcfg || force)
818 bgmac_write(bgmac, BGMAC_CMDCFG, new_val);
820 bgmac_mask(bgmac, BGMAC_CMDCFG, ~BGMAC_CMDCFG_SR);
824 static void bgmac_write_mac_address(struct bgmac *bgmac, u8 *addr)
828 tmp = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3];
829 bgmac_write(bgmac, BGMAC_MACADDR_HIGH, tmp);
830 tmp = (addr[4] << 8) | addr[5];
831 bgmac_write(bgmac, BGMAC_MACADDR_LOW, tmp);
834 static void bgmac_set_rx_mode(struct net_device *net_dev)
836 struct bgmac *bgmac = netdev_priv(net_dev);
838 if (net_dev->flags & IFF_PROMISC)
839 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_PROM, true);
841 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_PROM, 0, true);
844 #if 0 /* We don't use that regs yet */
845 static void bgmac_chip_stats_update(struct bgmac *bgmac)
849 if (bgmac->core->id.id != BCMA_CORE_4706_MAC_GBIT) {
850 for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++)
851 bgmac->mib_tx_regs[i] =
853 BGMAC_TX_GOOD_OCTETS + (i * 4));
854 for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++)
855 bgmac->mib_rx_regs[i] =
857 BGMAC_RX_GOOD_OCTETS + (i * 4));
860 /* TODO: what else? how to handle BCM4706? Specs are needed */
864 static void bgmac_clear_mib(struct bgmac *bgmac)
868 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT)
871 bgmac_set(bgmac, BGMAC_DEV_CTL, BGMAC_DC_MROR);
872 for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++)
873 bgmac_read(bgmac, BGMAC_TX_GOOD_OCTETS + (i * 4));
874 for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++)
875 bgmac_read(bgmac, BGMAC_RX_GOOD_OCTETS + (i * 4));
878 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_speed */
879 static void bgmac_speed(struct bgmac *bgmac, int speed)
881 u32 mask = ~(BGMAC_CMDCFG_ES_MASK | BGMAC_CMDCFG_HD);
884 if (speed & BGMAC_SPEED_10)
885 set |= BGMAC_CMDCFG_ES_10;
886 if (speed & BGMAC_SPEED_100)
887 set |= BGMAC_CMDCFG_ES_100;
888 if (speed & BGMAC_SPEED_1000)
889 set |= BGMAC_CMDCFG_ES_1000;
890 if (!bgmac->full_duplex)
891 set |= BGMAC_CMDCFG_HD;
892 bgmac_cmdcfg_maskset(bgmac, mask, set, true);
895 static void bgmac_miiconfig(struct bgmac *bgmac)
897 u8 imode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >>
899 if (imode == 0 || imode == 1) {
901 bgmac_speed(bgmac, BGMAC_SPEED_100);
903 bgmac_speed(bgmac, bgmac->speed);
907 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipreset */
908 static void bgmac_chip_reset(struct bgmac *bgmac)
910 struct bcma_device *core = bgmac->core;
911 struct bcma_bus *bus = core->bus;
912 struct bcma_chipinfo *ci = &bus->chipinfo;
917 if (bcma_core_is_enabled(core)) {
918 if (!bgmac->stats_grabbed) {
919 /* bgmac_chip_stats_update(bgmac); */
920 bgmac->stats_grabbed = true;
923 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
924 bgmac_dma_tx_reset(bgmac, &bgmac->tx_ring[i]);
926 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);
929 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
930 bgmac_dma_rx_reset(bgmac, &bgmac->rx_ring[i]);
932 /* TODO: Clear software multicast filter list */
935 iost = bcma_aread32(core, BCMA_IOST);
936 if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == 10) ||
937 (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) ||
938 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == 9))
939 iost &= ~BGMAC_BCMA_IOST_ATTACHED;
941 if (iost & BGMAC_BCMA_IOST_ATTACHED) {
942 flags = BGMAC_BCMA_IOCTL_SW_CLKEN;
943 if (!bgmac->has_robosw)
944 flags |= BGMAC_BCMA_IOCTL_SW_RESET;
947 bcma_core_enable(core, flags);
949 if (core->id.rev > 2) {
950 bgmac_set(bgmac, BCMA_CLKCTLST, 1 << 8);
951 bgmac_wait_value(bgmac->core, BCMA_CLKCTLST, 1 << 24, 1 << 24,
955 if (ci->id == BCMA_CHIP_ID_BCM5357 || ci->id == BCMA_CHIP_ID_BCM4749 ||
956 ci->id == BCMA_CHIP_ID_BCM53572) {
957 struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;
959 u8 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHY |
960 BGMAC_CHIPCTL_1_IF_TYPE_MII;
963 if (bcm47xx_nvram_getenv("et_swtype", buf, sizeof(buf)) > 0) {
964 if (kstrtou8(buf, 0, &et_swtype))
965 bgmac_err(bgmac, "Failed to parse et_swtype (%s)\n",
970 } else if (ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == 9) {
971 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHYRMII;
972 } else if ((ci->id != BCMA_CHIP_ID_BCM53572 && ci->pkg == 10) ||
973 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == 9)) {
974 sw_type = BGMAC_CHIPCTL_1_IF_TYPE_RGMII |
975 BGMAC_CHIPCTL_1_SW_TYPE_RGMII;
977 bcma_chipco_chipctl_maskset(cc, 1,
978 ~(BGMAC_CHIPCTL_1_IF_TYPE_MASK |
979 BGMAC_CHIPCTL_1_SW_TYPE_MASK),
983 if (iost & BGMAC_BCMA_IOST_ATTACHED && !bgmac->has_robosw)
984 bcma_awrite32(core, BCMA_IOCTL,
985 bcma_aread32(core, BCMA_IOCTL) &
986 ~BGMAC_BCMA_IOCTL_SW_RESET);
988 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_reset
989 * Specs don't say about using BGMAC_CMDCFG_SR, but in this routine
990 * BGMAC_CMDCFG is read _after_ putting chip in a reset. So it has to
991 * be keps until taking MAC out of the reset.
993 bgmac_cmdcfg_maskset(bgmac,
1005 BGMAC_CMDCFG_PAD_EN |
1013 bgmac_clear_mib(bgmac);
1014 if (core->id.id == BCMA_CORE_4706_MAC_GBIT)
1015 bcma_maskset32(bgmac->cmn, BCMA_GMAC_CMN_PHY_CTL, ~0,
1016 BCMA_GMAC_CMN_PC_MTE);
1018 bgmac_set(bgmac, BGMAC_PHY_CNTL, BGMAC_PC_MTE);
1019 bgmac_miiconfig(bgmac);
1020 bgmac_phy_init(bgmac);
1022 netdev_reset_queue(bgmac->net_dev);
1024 bgmac->int_status = 0;
1027 static void bgmac_chip_intrs_on(struct bgmac *bgmac)
1029 bgmac_write(bgmac, BGMAC_INT_MASK, bgmac->int_mask);
1032 static void bgmac_chip_intrs_off(struct bgmac *bgmac)
1034 bgmac_write(bgmac, BGMAC_INT_MASK, 0);
1035 bgmac_read(bgmac, BGMAC_INT_MASK);
1038 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_enable */
1039 static void bgmac_enable(struct bgmac *bgmac)
1041 struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
1049 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);
1050 bgmac_cmdcfg_maskset(bgmac, ~(BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE),
1051 BGMAC_CMDCFG_SR, true);
1053 cmdcfg |= BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE;
1054 bgmac_write(bgmac, BGMAC_CMDCFG, cmdcfg);
1056 mode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >>
1058 if (ci->id != BCMA_CHIP_ID_BCM47162 || mode != 0)
1059 bgmac_set(bgmac, BCMA_CLKCTLST, BCMA_CLKCTLST_FORCEHT);
1060 if (ci->id == BCMA_CHIP_ID_BCM47162 && mode == 2)
1061 bcma_chipco_chipctl_maskset(&bgmac->core->bus->drv_cc, 1, ~0,
1062 BGMAC_CHIPCTL_1_RXC_DLL_BYPASS);
1065 case BCMA_CHIP_ID_BCM5357:
1066 case BCMA_CHIP_ID_BCM4749:
1067 case BCMA_CHIP_ID_BCM53572:
1068 case BCMA_CHIP_ID_BCM4716:
1069 case BCMA_CHIP_ID_BCM47162:
1070 fl_ctl = 0x03cb04cb;
1071 if (ci->id == BCMA_CHIP_ID_BCM5357 ||
1072 ci->id == BCMA_CHIP_ID_BCM4749 ||
1073 ci->id == BCMA_CHIP_ID_BCM53572)
1075 bgmac_write(bgmac, BGMAC_FLOW_CTL_THRESH, fl_ctl);
1076 bgmac_write(bgmac, BGMAC_PAUSE_CTL, 0x27fff);
1080 rxq_ctl = bgmac_read(bgmac, BGMAC_RXQ_CTL);
1081 rxq_ctl &= ~BGMAC_RXQ_CTL_MDP_MASK;
1082 bp_clk = bcma_pmu_get_bus_clock(&bgmac->core->bus->drv_cc) / 1000000;
1083 mdp = (bp_clk * 128 / 1000) - 3;
1084 rxq_ctl |= (mdp << BGMAC_RXQ_CTL_MDP_SHIFT);
1085 bgmac_write(bgmac, BGMAC_RXQ_CTL, rxq_ctl);
1088 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipinit */
1089 static void bgmac_chip_init(struct bgmac *bgmac, bool full_init)
1091 struct bgmac_dma_ring *ring;
1094 /* 1 interrupt per received frame */
1095 bgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT);
1097 /* Enable 802.3x tx flow control (honor received PAUSE frames) */
1098 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_RPI, 0, true);
1100 bgmac_set_rx_mode(bgmac->net_dev);
1102 bgmac_write_mac_address(bgmac, bgmac->net_dev->dev_addr);
1104 if (bgmac->loopback)
1105 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);
1107 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_ML, 0, false);
1109 bgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN);
1111 if (!bgmac->autoneg) {
1112 bgmac_speed(bgmac, bgmac->speed);
1113 bgmac_phy_force(bgmac);
1114 } else if (bgmac->speed) { /* if there is anything to adv */
1115 bgmac_phy_advertise(bgmac);
1119 bgmac_dma_init(bgmac);
1120 if (1) /* FIXME: is there any case we don't want IRQs? */
1121 bgmac_chip_intrs_on(bgmac);
1123 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
1124 ring = &bgmac->rx_ring[i];
1125 bgmac_dma_rx_enable(bgmac, ring);
1129 bgmac_enable(bgmac);
1132 static irqreturn_t bgmac_interrupt(int irq, void *dev_id)
1134 struct bgmac *bgmac = netdev_priv(dev_id);
1136 u32 int_status = bgmac_read(bgmac, BGMAC_INT_STATUS);
1137 int_status &= bgmac->int_mask;
1143 bgmac_write(bgmac, BGMAC_INT_STATUS, int_status);
1145 /* Disable new interrupts until handling existing ones */
1146 bgmac_chip_intrs_off(bgmac);
1148 bgmac->int_status = int_status;
1150 napi_schedule(&bgmac->napi);
1155 static int bgmac_poll(struct napi_struct *napi, int weight)
1157 struct bgmac *bgmac = container_of(napi, struct bgmac, napi);
1158 struct bgmac_dma_ring *ring;
1161 if (bgmac->int_status & BGMAC_IS_TX0) {
1162 ring = &bgmac->tx_ring[0];
1163 bgmac_dma_tx_free(bgmac, ring);
1164 bgmac->int_status &= ~BGMAC_IS_TX0;
1167 if (bgmac->int_status & BGMAC_IS_RX) {
1168 ring = &bgmac->rx_ring[0];
1169 handled += bgmac_dma_rx_read(bgmac, ring, weight);
1170 bgmac->int_status &= ~BGMAC_IS_RX;
1173 if (bgmac->int_status) {
1174 bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status);
1175 bgmac->int_status = 0;
1178 if (handled < weight)
1179 napi_complete(napi);
1181 bgmac_chip_intrs_on(bgmac);
1186 /**************************************************
1188 **************************************************/
1190 static int bgmac_open(struct net_device *net_dev)
1192 struct bgmac *bgmac = netdev_priv(net_dev);
1195 bgmac_chip_reset(bgmac);
1196 /* Specs say about reclaiming rings here, but we do that in DMA init */
1197 bgmac_chip_init(bgmac, true);
1199 err = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED,
1200 KBUILD_MODNAME, net_dev);
1202 bgmac_err(bgmac, "IRQ request error: %d!\n", err);
1205 napi_enable(&bgmac->napi);
1207 netif_carrier_on(net_dev);
1213 static int bgmac_stop(struct net_device *net_dev)
1215 struct bgmac *bgmac = netdev_priv(net_dev);
1217 netif_carrier_off(net_dev);
1219 napi_disable(&bgmac->napi);
1220 bgmac_chip_intrs_off(bgmac);
1221 free_irq(bgmac->core->irq, net_dev);
1223 bgmac_chip_reset(bgmac);
1228 static netdev_tx_t bgmac_start_xmit(struct sk_buff *skb,
1229 struct net_device *net_dev)
1231 struct bgmac *bgmac = netdev_priv(net_dev);
1232 struct bgmac_dma_ring *ring;
1234 /* No QOS support yet */
1235 ring = &bgmac->tx_ring[0];
1236 return bgmac_dma_tx_add(bgmac, ring, skb);
1239 static int bgmac_set_mac_address(struct net_device *net_dev, void *addr)
1241 struct bgmac *bgmac = netdev_priv(net_dev);
1244 ret = eth_prepare_mac_addr_change(net_dev, addr);
1247 bgmac_write_mac_address(bgmac, (u8 *)addr);
1248 eth_commit_mac_addr_change(net_dev, addr);
1252 static int bgmac_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd)
1254 struct bgmac *bgmac = netdev_priv(net_dev);
1255 struct mii_ioctl_data *data = if_mii(ifr);
1259 data->phy_id = bgmac->phyaddr;
1262 if (!netif_running(net_dev))
1264 data->val_out = bgmac_phy_read(bgmac, data->phy_id,
1265 data->reg_num & 0x1f);
1268 if (!netif_running(net_dev))
1270 bgmac_phy_write(bgmac, data->phy_id, data->reg_num & 0x1f,
1278 static const struct net_device_ops bgmac_netdev_ops = {
1279 .ndo_open = bgmac_open,
1280 .ndo_stop = bgmac_stop,
1281 .ndo_start_xmit = bgmac_start_xmit,
1282 .ndo_set_rx_mode = bgmac_set_rx_mode,
1283 .ndo_set_mac_address = bgmac_set_mac_address,
1284 .ndo_validate_addr = eth_validate_addr,
1285 .ndo_do_ioctl = bgmac_ioctl,
1288 /**************************************************
1290 **************************************************/
1292 static int bgmac_get_settings(struct net_device *net_dev,
1293 struct ethtool_cmd *cmd)
1295 struct bgmac *bgmac = netdev_priv(net_dev);
1297 cmd->supported = SUPPORTED_10baseT_Half |
1298 SUPPORTED_10baseT_Full |
1299 SUPPORTED_100baseT_Half |
1300 SUPPORTED_100baseT_Full |
1301 SUPPORTED_1000baseT_Half |
1302 SUPPORTED_1000baseT_Full |
1305 if (bgmac->autoneg) {
1306 WARN_ON(cmd->advertising);
1307 if (bgmac->full_duplex) {
1308 if (bgmac->speed & BGMAC_SPEED_10)
1309 cmd->advertising |= ADVERTISED_10baseT_Full;
1310 if (bgmac->speed & BGMAC_SPEED_100)
1311 cmd->advertising |= ADVERTISED_100baseT_Full;
1312 if (bgmac->speed & BGMAC_SPEED_1000)
1313 cmd->advertising |= ADVERTISED_1000baseT_Full;
1315 if (bgmac->speed & BGMAC_SPEED_10)
1316 cmd->advertising |= ADVERTISED_10baseT_Half;
1317 if (bgmac->speed & BGMAC_SPEED_100)
1318 cmd->advertising |= ADVERTISED_100baseT_Half;
1319 if (bgmac->speed & BGMAC_SPEED_1000)
1320 cmd->advertising |= ADVERTISED_1000baseT_Half;
1323 switch (bgmac->speed) {
1324 case BGMAC_SPEED_10:
1325 ethtool_cmd_speed_set(cmd, SPEED_10);
1327 case BGMAC_SPEED_100:
1328 ethtool_cmd_speed_set(cmd, SPEED_100);
1330 case BGMAC_SPEED_1000:
1331 ethtool_cmd_speed_set(cmd, SPEED_1000);
1336 cmd->duplex = bgmac->full_duplex ? DUPLEX_FULL : DUPLEX_HALF;
1338 cmd->autoneg = bgmac->autoneg;
1344 static int bgmac_set_settings(struct net_device *net_dev,
1345 struct ethtool_cmd *cmd)
1347 struct bgmac *bgmac = netdev_priv(net_dev);
1353 static void bgmac_get_drvinfo(struct net_device *net_dev,
1354 struct ethtool_drvinfo *info)
1356 strlcpy(info->driver, KBUILD_MODNAME, sizeof(info->driver));
1357 strlcpy(info->bus_info, "BCMA", sizeof(info->bus_info));
1360 static const struct ethtool_ops bgmac_ethtool_ops = {
1361 .get_settings = bgmac_get_settings,
1362 .get_drvinfo = bgmac_get_drvinfo,
1365 /**************************************************
1367 **************************************************/
1369 static int bgmac_mii_read(struct mii_bus *bus, int mii_id, int regnum)
1371 return bgmac_phy_read(bus->priv, mii_id, regnum);
1374 static int bgmac_mii_write(struct mii_bus *bus, int mii_id, int regnum,
1377 return bgmac_phy_write(bus->priv, mii_id, regnum, value);
1380 static int bgmac_mii_register(struct bgmac *bgmac)
1382 struct mii_bus *mii_bus;
1385 mii_bus = mdiobus_alloc();
1389 mii_bus->name = "bgmac mii bus";
1390 sprintf(mii_bus->id, "%s-%d-%d", "bgmac", bgmac->core->bus->num,
1391 bgmac->core->core_unit);
1392 mii_bus->priv = bgmac;
1393 mii_bus->read = bgmac_mii_read;
1394 mii_bus->write = bgmac_mii_write;
1395 mii_bus->parent = &bgmac->core->dev;
1396 mii_bus->phy_mask = ~(1 << bgmac->phyaddr);
1398 mii_bus->irq = kmalloc_array(PHY_MAX_ADDR, sizeof(int), GFP_KERNEL);
1399 if (!mii_bus->irq) {
1403 for (i = 0; i < PHY_MAX_ADDR; i++)
1404 mii_bus->irq[i] = PHY_POLL;
1406 err = mdiobus_register(mii_bus);
1408 bgmac_err(bgmac, "Registration of mii bus failed\n");
1412 bgmac->mii_bus = mii_bus;
1417 kfree(mii_bus->irq);
1419 mdiobus_free(mii_bus);
1423 static void bgmac_mii_unregister(struct bgmac *bgmac)
1425 struct mii_bus *mii_bus = bgmac->mii_bus;
1427 mdiobus_unregister(mii_bus);
1428 kfree(mii_bus->irq);
1429 mdiobus_free(mii_bus);
1432 /**************************************************
1434 **************************************************/
1436 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipattach */
1437 static int bgmac_probe(struct bcma_device *core)
1439 struct net_device *net_dev;
1440 struct bgmac *bgmac;
1441 struct ssb_sprom *sprom = &core->bus->sprom;
1442 u8 *mac = core->core_unit ? sprom->et1mac : sprom->et0mac;
1445 /* We don't support 2nd, 3rd, ... units, SPROM has to be adjusted */
1446 if (core->core_unit > 1) {
1447 pr_err("Unsupported core_unit %d\n", core->core_unit);
1451 if (!is_valid_ether_addr(mac)) {
1452 dev_err(&core->dev, "Invalid MAC addr: %pM\n", mac);
1453 eth_random_addr(mac);
1454 dev_warn(&core->dev, "Using random MAC: %pM\n", mac);
1457 /* Allocation and references */
1458 net_dev = alloc_etherdev(sizeof(*bgmac));
1461 net_dev->netdev_ops = &bgmac_netdev_ops;
1462 net_dev->irq = core->irq;
1463 SET_ETHTOOL_OPS(net_dev, &bgmac_ethtool_ops);
1464 bgmac = netdev_priv(net_dev);
1465 bgmac->net_dev = net_dev;
1467 bcma_set_drvdata(core, bgmac);
1470 bgmac->autoneg = true;
1471 bgmac->full_duplex = true;
1472 bgmac->speed = BGMAC_SPEED_10 | BGMAC_SPEED_100 | BGMAC_SPEED_1000;
1473 memcpy(bgmac->net_dev->dev_addr, mac, ETH_ALEN);
1475 /* On BCM4706 we need common core to access PHY */
1476 if (core->id.id == BCMA_CORE_4706_MAC_GBIT &&
1477 !core->bus->drv_gmac_cmn.core) {
1478 bgmac_err(bgmac, "GMAC CMN core not found (required for BCM4706)\n");
1480 goto err_netdev_free;
1482 bgmac->cmn = core->bus->drv_gmac_cmn.core;
1484 bgmac->phyaddr = core->core_unit ? sprom->et1phyaddr :
1486 bgmac->phyaddr &= BGMAC_PHY_MASK;
1487 if (bgmac->phyaddr == BGMAC_PHY_MASK) {
1488 bgmac_err(bgmac, "No PHY found\n");
1490 goto err_netdev_free;
1492 bgmac_info(bgmac, "Found PHY addr: %d%s\n", bgmac->phyaddr,
1493 bgmac->phyaddr == BGMAC_PHY_NOREGS ? " (NOREGS)" : "");
1495 if (core->bus->hosttype == BCMA_HOSTTYPE_PCI) {
1496 bgmac_err(bgmac, "PCI setup not implemented\n");
1498 goto err_netdev_free;
1501 bgmac_chip_reset(bgmac);
1503 err = bgmac_dma_alloc(bgmac);
1505 bgmac_err(bgmac, "Unable to alloc memory for DMA\n");
1506 goto err_netdev_free;
1509 bgmac->int_mask = BGMAC_IS_ERRMASK | BGMAC_IS_RX | BGMAC_IS_TX_MASK;
1510 if (bcm47xx_nvram_getenv("et0_no_txint", NULL, 0) == 0)
1511 bgmac->int_mask &= ~BGMAC_IS_TX_MASK;
1513 /* TODO: reset the external phy. Specs are needed */
1514 bgmac_phy_reset(bgmac);
1516 bgmac->has_robosw = !!(core->bus->sprom.boardflags_lo &
1517 BGMAC_BFL_ENETROBO);
1518 if (bgmac->has_robosw)
1519 bgmac_warn(bgmac, "Support for Roboswitch not implemented\n");
1521 if (core->bus->sprom.boardflags_lo & BGMAC_BFL_ENETADM)
1522 bgmac_warn(bgmac, "Support for ADMtek ethernet switch not implemented\n");
1524 err = bgmac_mii_register(bgmac);
1526 bgmac_err(bgmac, "Cannot register MDIO\n");
1531 err = register_netdev(bgmac->net_dev);
1533 bgmac_err(bgmac, "Cannot register net device\n");
1535 goto err_mii_unregister;
1538 netif_carrier_off(net_dev);
1540 netif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT);
1545 bgmac_mii_unregister(bgmac);
1547 bgmac_dma_free(bgmac);
1550 bcma_set_drvdata(core, NULL);
1551 free_netdev(net_dev);
1556 static void bgmac_remove(struct bcma_device *core)
1558 struct bgmac *bgmac = bcma_get_drvdata(core);
1560 netif_napi_del(&bgmac->napi);
1561 unregister_netdev(bgmac->net_dev);
1562 bgmac_mii_unregister(bgmac);
1563 bgmac_dma_free(bgmac);
1564 bcma_set_drvdata(core, NULL);
1565 free_netdev(bgmac->net_dev);
1568 static struct bcma_driver bgmac_bcma_driver = {
1569 .name = KBUILD_MODNAME,
1570 .id_table = bgmac_bcma_tbl,
1571 .probe = bgmac_probe,
1572 .remove = bgmac_remove,
1575 static int __init bgmac_init(void)
1579 err = bcma_driver_register(&bgmac_bcma_driver);
1582 pr_info("Broadcom 47xx GBit MAC driver loaded\n");
1587 static void __exit bgmac_exit(void)
1589 bcma_driver_unregister(&bgmac_bcma_driver);
1592 module_init(bgmac_init)
1593 module_exit(bgmac_exit)
1595 MODULE_AUTHOR("Rafał Miłecki");
1596 MODULE_LICENSE("GPL");