2 * Sony CXD2820R demodulator driver
4 * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License along
17 * with this program; if not, write to the Free Software Foundation, Inc.,
18 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
22 #include "cxd2820r_priv.h"
24 int cxd2820r_set_frontend_t(struct dvb_frontend *fe,
25 struct dvb_frontend_parameters *p)
27 struct cxd2820r_priv *priv = fe->demodulator_priv;
28 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
33 u8 bw_params1[][5] = {
34 { 0x17, 0xea, 0xaa, 0xaa, 0xaa }, /* 6 MHz */
35 { 0x14, 0x80, 0x00, 0x00, 0x00 }, /* 7 MHz */
36 { 0x11, 0xf0, 0x00, 0x00, 0x00 }, /* 8 MHz */
38 u8 bw_params2[][2] = {
39 { 0x1f, 0xdc }, /* 6 MHz */
40 { 0x12, 0xf8 }, /* 7 MHz */
41 { 0x01, 0xe0 }, /* 8 MHz */
43 struct reg_val_mask tab[] = {
44 { 0x00080, 0x00, 0xff },
45 { 0x00081, 0x03, 0xff },
46 { 0x00085, 0x07, 0xff },
47 { 0x00088, 0x01, 0xff },
49 { 0x00070, priv->cfg.ts_mode, 0xff },
50 { 0x000cb, priv->cfg.if_agc_polarity << 6, 0x40 },
51 { 0x000a5, 0x00, 0x01 },
52 { 0x00082, 0x20, 0x60 },
53 { 0x000c2, 0xc3, 0xff },
54 { 0x0016a, 0x50, 0xff },
55 { 0x00427, 0x41, 0xff },
58 dbg("%s: RF=%d BW=%d", __func__, c->frequency, c->bandwidth_hz);
60 switch (c->bandwidth_hz) {
78 ret = cxd2820r_gpio(fe);
83 if (fe->ops.tuner_ops.set_params)
84 fe->ops.tuner_ops.set_params(fe);
86 if (priv->delivery_system != SYS_DVBT) {
87 for (i = 0; i < ARRAY_SIZE(tab); i++) {
88 ret = cxd2820r_wr_reg_mask(priv, tab[i].reg,
89 tab[i].val, tab[i].mask);
95 priv->delivery_system = SYS_DVBT;
96 priv->ber_running = 0; /* tune stops BER counter */
98 /* program IF frequency */
99 if (fe->ops.tuner_ops.get_if_frequency) {
100 ret = fe->ops.tuner_ops.get_if_frequency(fe, &if_freq);
106 dbg("%s: if_freq=%d", __func__, if_freq);
108 num = if_freq / 1000; /* Hz => kHz */
110 if_ctl = cxd2820r_div_u64_round_closest(num, 41000);
111 buf[0] = ((if_ctl >> 16) & 0xff);
112 buf[1] = ((if_ctl >> 8) & 0xff);
113 buf[2] = ((if_ctl >> 0) & 0xff);
115 ret = cxd2820r_wr_regs(priv, 0x000b6, buf, 3);
119 ret = cxd2820r_wr_regs(priv, 0x0009f, bw_params1[bw_i], 5);
123 ret = cxd2820r_wr_reg_mask(priv, 0x000d7, bw_param << 6, 0xc0);
127 ret = cxd2820r_wr_regs(priv, 0x000d9, bw_params2[bw_i], 2);
131 ret = cxd2820r_wr_reg(priv, 0x000ff, 0x08);
135 ret = cxd2820r_wr_reg(priv, 0x000fe, 0x01);
141 dbg("%s: failed:%d", __func__, ret);
145 int cxd2820r_get_frontend_t(struct dvb_frontend *fe,
146 struct dvb_frontend_parameters *p)
148 struct cxd2820r_priv *priv = fe->demodulator_priv;
149 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
153 ret = cxd2820r_rd_regs(priv, 0x0002f, buf, sizeof(buf));
157 switch ((buf[0] >> 6) & 0x03) {
159 c->modulation = QPSK;
162 c->modulation = QAM_16;
165 c->modulation = QAM_64;
169 switch ((buf[1] >> 1) & 0x03) {
171 c->transmission_mode = TRANSMISSION_MODE_2K;
174 c->transmission_mode = TRANSMISSION_MODE_8K;
178 switch ((buf[1] >> 3) & 0x03) {
180 c->guard_interval = GUARD_INTERVAL_1_32;
183 c->guard_interval = GUARD_INTERVAL_1_16;
186 c->guard_interval = GUARD_INTERVAL_1_8;
189 c->guard_interval = GUARD_INTERVAL_1_4;
193 switch ((buf[0] >> 3) & 0x07) {
195 c->hierarchy = HIERARCHY_NONE;
198 c->hierarchy = HIERARCHY_1;
201 c->hierarchy = HIERARCHY_2;
204 c->hierarchy = HIERARCHY_4;
208 switch ((buf[0] >> 0) & 0x07) {
210 c->code_rate_HP = FEC_1_2;
213 c->code_rate_HP = FEC_2_3;
216 c->code_rate_HP = FEC_3_4;
219 c->code_rate_HP = FEC_5_6;
222 c->code_rate_HP = FEC_7_8;
226 switch ((buf[1] >> 5) & 0x07) {
228 c->code_rate_LP = FEC_1_2;
231 c->code_rate_LP = FEC_2_3;
234 c->code_rate_LP = FEC_3_4;
237 c->code_rate_LP = FEC_5_6;
240 c->code_rate_LP = FEC_7_8;
244 ret = cxd2820r_rd_reg(priv, 0x007c6, &buf[0]);
248 switch ((buf[0] >> 0) & 0x01) {
250 c->inversion = INVERSION_OFF;
253 c->inversion = INVERSION_ON;
259 dbg("%s: failed:%d", __func__, ret);
263 int cxd2820r_read_ber_t(struct dvb_frontend *fe, u32 *ber)
265 struct cxd2820r_priv *priv = fe->demodulator_priv;
267 u8 buf[3], start_ber = 0;
270 if (priv->ber_running) {
271 ret = cxd2820r_rd_regs(priv, 0x00076, buf, sizeof(buf));
275 if ((buf[2] >> 7) & 0x01 || (buf[2] >> 4) & 0x01) {
276 *ber = (buf[2] & 0x0f) << 16 | buf[1] << 8 | buf[0];
280 priv->ber_running = 1;
286 ret = cxd2820r_wr_reg(priv, 0x00079, 0x01);
293 dbg("%s: failed:%d", __func__, ret);
297 int cxd2820r_read_signal_strength_t(struct dvb_frontend *fe,
300 struct cxd2820r_priv *priv = fe->demodulator_priv;
305 ret = cxd2820r_rd_regs(priv, 0x00026, buf, sizeof(buf));
309 tmp = (buf[0] & 0x0f) << 8 | buf[1];
312 /* scale value to 0x0000-0xffff from 0x0000-0x0fff */
313 *strength = tmp * 0xffff / 0x0fff;
317 dbg("%s: failed:%d", __func__, ret);
321 int cxd2820r_read_snr_t(struct dvb_frontend *fe, u16 *snr)
323 struct cxd2820r_priv *priv = fe->demodulator_priv;
327 /* report SNR in dB * 10 */
329 ret = cxd2820r_rd_regs(priv, 0x00028, buf, sizeof(buf));
333 tmp = (buf[0] & 0x1f) << 8 | buf[1];
334 #define CXD2820R_LOG10_8_24 15151336 /* log10(8) << 24 */
336 *snr = (intlog10(tmp) - CXD2820R_LOG10_8_24) / ((1 << 24)
341 dbg("%s: dBx10=%d val=%04x", __func__, *snr, tmp);
345 dbg("%s: failed:%d", __func__, ret);
349 int cxd2820r_read_ucblocks_t(struct dvb_frontend *fe, u32 *ucblocks)
352 /* no way to read ? */
356 int cxd2820r_read_status_t(struct dvb_frontend *fe, fe_status_t *status)
358 struct cxd2820r_priv *priv = fe->demodulator_priv;
363 ret = cxd2820r_rd_reg(priv, 0x00010, &buf[0]);
367 if ((buf[0] & 0x07) == 6) {
368 ret = cxd2820r_rd_reg(priv, 0x00073, &buf[1]);
372 if (((buf[1] >> 3) & 0x01) == 1) {
373 *status |= FE_HAS_SIGNAL | FE_HAS_CARRIER |
374 FE_HAS_VITERBI | FE_HAS_SYNC | FE_HAS_LOCK;
376 *status |= FE_HAS_SIGNAL | FE_HAS_CARRIER |
377 FE_HAS_VITERBI | FE_HAS_SYNC;
380 ret = cxd2820r_rd_reg(priv, 0x00014, &buf[2]);
384 if ((buf[2] & 0x0f) >= 4) {
385 ret = cxd2820r_rd_reg(priv, 0x00a14, &buf[3]);
389 if (((buf[3] >> 4) & 0x01) == 1)
390 *status |= FE_HAS_SIGNAL;
394 dbg("%s: lock=%02x %02x %02x %02x", __func__,
395 buf[0], buf[1], buf[2], buf[3]);
399 dbg("%s: failed:%d", __func__, ret);
403 int cxd2820r_init_t(struct dvb_frontend *fe)
405 struct cxd2820r_priv *priv = fe->demodulator_priv;
408 ret = cxd2820r_wr_reg(priv, 0x00085, 0x07);
414 dbg("%s: failed:%d", __func__, ret);
418 int cxd2820r_sleep_t(struct dvb_frontend *fe)
420 struct cxd2820r_priv *priv = fe->demodulator_priv;
422 struct reg_val_mask tab[] = {
423 { 0x000ff, 0x1f, 0xff },
424 { 0x00085, 0x00, 0xff },
425 { 0x00088, 0x01, 0xff },
426 { 0x00081, 0x00, 0xff },
427 { 0x00080, 0x00, 0xff },
432 priv->delivery_system = SYS_UNDEFINED;
434 for (i = 0; i < ARRAY_SIZE(tab); i++) {
435 ret = cxd2820r_wr_reg_mask(priv, tab[i].reg, tab[i].val,
443 dbg("%s: failed:%d", __func__, ret);
447 int cxd2820r_get_tune_settings_t(struct dvb_frontend *fe,
448 struct dvb_frontend_tune_settings *s)
450 s->min_delay_ms = 500;
451 s->step_size = fe->ops.info.frequency_stepsize * 2;
452 s->max_drift = (fe->ops.info.frequency_stepsize * 2) + 1;