2 * Copyright 2011 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
22 * Authors: Alex Deucher
27 #define TAHITI_RB_BITMAP_WIDTH_PER_SH 2
29 #define TAHITI_GB_ADDR_CONFIG_GOLDEN 0x12011003
30 #define VERDE_GB_ADDR_CONFIG_GOLDEN 0x12010002
31 #define HAINAN_GB_ADDR_CONFIG_GOLDEN 0x02010001
33 /* discrete uvd clocks */
34 #define CG_UPLL_FUNC_CNTL 0x634
35 # define UPLL_RESET_MASK 0x00000001
36 # define UPLL_SLEEP_MASK 0x00000002
37 # define UPLL_BYPASS_EN_MASK 0x00000004
38 # define UPLL_CTLREQ_MASK 0x00000008
39 # define UPLL_VCO_MODE_MASK 0x00000600
40 # define UPLL_REF_DIV_MASK 0x003F0000
41 # define UPLL_CTLACK_MASK 0x40000000
42 # define UPLL_CTLACK2_MASK 0x80000000
43 #define CG_UPLL_FUNC_CNTL_2 0x638
44 # define UPLL_PDIV_A(x) ((x) << 0)
45 # define UPLL_PDIV_A_MASK 0x0000007F
46 # define UPLL_PDIV_B(x) ((x) << 8)
47 # define UPLL_PDIV_B_MASK 0x00007F00
48 # define VCLK_SRC_SEL(x) ((x) << 20)
49 # define VCLK_SRC_SEL_MASK 0x01F00000
50 # define DCLK_SRC_SEL(x) ((x) << 25)
51 # define DCLK_SRC_SEL_MASK 0x3E000000
52 #define CG_UPLL_FUNC_CNTL_3 0x63C
53 # define UPLL_FB_DIV(x) ((x) << 0)
54 # define UPLL_FB_DIV_MASK 0x01FFFFFF
55 #define CG_UPLL_FUNC_CNTL_4 0x644
56 # define UPLL_SPARE_ISPARE9 0x00020000
57 #define CG_UPLL_FUNC_CNTL_5 0x648
58 # define RESET_ANTI_MUX_MASK 0x00000200
59 #define CG_UPLL_SPREAD_SPECTRUM 0x650
60 # define SSEN_MASK 0x00000001
62 #define CG_MULT_THERMAL_STATUS 0x714
63 #define ASIC_MAX_TEMP(x) ((x) << 0)
64 #define ASIC_MAX_TEMP_MASK 0x000001ff
65 #define ASIC_MAX_TEMP_SHIFT 0
66 #define CTF_TEMP(x) ((x) << 9)
67 #define CTF_TEMP_MASK 0x0003fe00
68 #define CTF_TEMP_SHIFT 9
70 #define SI_MAX_SH_GPRS 256
71 #define SI_MAX_TEMP_GPRS 16
72 #define SI_MAX_SH_THREADS 256
73 #define SI_MAX_SH_STACK_ENTRIES 4096
74 #define SI_MAX_FRC_EOV_CNT 16384
75 #define SI_MAX_BACKENDS 8
76 #define SI_MAX_BACKENDS_MASK 0xFF
77 #define SI_MAX_BACKENDS_PER_SE_MASK 0x0F
78 #define SI_MAX_SIMDS 12
79 #define SI_MAX_SIMDS_MASK 0x0FFF
80 #define SI_MAX_SIMDS_PER_SE_MASK 0x00FF
81 #define SI_MAX_PIPES 8
82 #define SI_MAX_PIPES_MASK 0xFF
83 #define SI_MAX_PIPES_PER_SIMD_MASK 0x3F
84 #define SI_MAX_LDS_NUM 0xFFFF
86 #define SI_MAX_TCC_MASK 0xFFFF
88 #define VGA_HDP_CONTROL 0x328
89 #define VGA_MEMORY_DISABLE (1 << 4)
91 #define SPLL_CNTL_MODE 0x618
92 # define SPLL_REFCLK_SEL(x) ((x) << 8)
93 # define SPLL_REFCLK_SEL_MASK 0xFF00
95 #define MPLL_BYPASSCLK_SEL 0x65c
96 # define MPLL_CLKOUT_SEL(x) ((x) << 8)
97 # define MPLL_CLKOUT_SEL_MASK 0xFF00
99 #define CG_CLKPIN_CNTL 0x660
100 # define XTALIN_DIVIDE (1 << 1)
101 # define BCLK_AS_XCLK (1 << 2)
102 #define CG_CLKPIN_CNTL_2 0x664
103 # define FORCE_BIF_REFCLK_EN (1 << 3)
104 # define MUX_TCLK_TO_XCLK (1 << 8)
106 #define THM_CLK_CNTL 0x66c
107 # define CMON_CLK_SEL(x) ((x) << 0)
108 # define CMON_CLK_SEL_MASK 0xFF
109 # define TMON_CLK_SEL(x) ((x) << 8)
110 # define TMON_CLK_SEL_MASK 0xFF00
111 #define MISC_CLK_CNTL 0x670
112 # define DEEP_SLEEP_CLK_SEL(x) ((x) << 0)
113 # define DEEP_SLEEP_CLK_SEL_MASK 0xFF
114 # define ZCLK_SEL(x) ((x) << 8)
115 # define ZCLK_SEL_MASK 0xFF00
117 #define DMIF_ADDR_CONFIG 0xBD4
119 #define DMIF_ADDR_CALC 0xC00
121 #define SRBM_STATUS 0xE50
122 #define GRBM_RQ_PENDING (1 << 5)
123 #define VMC_BUSY (1 << 8)
124 #define MCB_BUSY (1 << 9)
125 #define MCB_NON_DISPLAY_BUSY (1 << 10)
126 #define MCC_BUSY (1 << 11)
127 #define MCD_BUSY (1 << 12)
128 #define SEM_BUSY (1 << 14)
129 #define IH_BUSY (1 << 17)
131 #define SRBM_SOFT_RESET 0x0E60
132 #define SOFT_RESET_BIF (1 << 1)
133 #define SOFT_RESET_DC (1 << 5)
134 #define SOFT_RESET_DMA1 (1 << 6)
135 #define SOFT_RESET_GRBM (1 << 8)
136 #define SOFT_RESET_HDP (1 << 9)
137 #define SOFT_RESET_IH (1 << 10)
138 #define SOFT_RESET_MC (1 << 11)
139 #define SOFT_RESET_ROM (1 << 14)
140 #define SOFT_RESET_SEM (1 << 15)
141 #define SOFT_RESET_VMC (1 << 17)
142 #define SOFT_RESET_DMA (1 << 20)
143 #define SOFT_RESET_TST (1 << 21)
144 #define SOFT_RESET_REGBB (1 << 22)
145 #define SOFT_RESET_ORB (1 << 23)
147 #define CC_SYS_RB_BACKEND_DISABLE 0xe80
148 #define GC_USER_SYS_RB_BACKEND_DISABLE 0xe84
150 #define SRBM_STATUS2 0x0EC4
151 #define DMA_BUSY (1 << 5)
152 #define DMA1_BUSY (1 << 6)
154 #define VM_L2_CNTL 0x1400
155 #define ENABLE_L2_CACHE (1 << 0)
156 #define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)
157 #define L2_CACHE_PTE_ENDIAN_SWAP_MODE(x) ((x) << 2)
158 #define L2_CACHE_PDE_ENDIAN_SWAP_MODE(x) ((x) << 4)
159 #define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)
160 #define ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE (1 << 10)
161 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15)
162 #define CONTEXT1_IDENTITY_ACCESS_MODE(x) (((x) & 3) << 19)
163 #define VM_L2_CNTL2 0x1404
164 #define INVALIDATE_ALL_L1_TLBS (1 << 0)
165 #define INVALIDATE_L2_CACHE (1 << 1)
166 #define INVALIDATE_CACHE_MODE(x) ((x) << 26)
167 #define INVALIDATE_PTE_AND_PDE_CACHES 0
168 #define INVALIDATE_ONLY_PTE_CACHES 1
169 #define INVALIDATE_ONLY_PDE_CACHES 2
170 #define VM_L2_CNTL3 0x1408
171 #define BANK_SELECT(x) ((x) << 0)
172 #define L2_CACHE_UPDATE_MODE(x) ((x) << 6)
173 #define L2_CACHE_BIGK_FRAGMENT_SIZE(x) ((x) << 15)
174 #define L2_CACHE_BIGK_ASSOCIATIVITY (1 << 20)
175 #define VM_L2_STATUS 0x140C
176 #define L2_BUSY (1 << 0)
177 #define VM_CONTEXT0_CNTL 0x1410
178 #define ENABLE_CONTEXT (1 << 0)
179 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)
180 #define RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 3)
181 #define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)
182 #define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 6)
183 #define DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 7)
184 #define PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 9)
185 #define PDE0_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 10)
186 #define VALID_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 12)
187 #define VALID_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 13)
188 #define READ_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 15)
189 #define READ_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 16)
190 #define WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 18)
191 #define WRITE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 19)
192 #define VM_CONTEXT1_CNTL 0x1414
193 #define VM_CONTEXT0_CNTL2 0x1430
194 #define VM_CONTEXT1_CNTL2 0x1434
195 #define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR 0x1438
196 #define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR 0x143c
197 #define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR 0x1440
198 #define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR 0x1444
199 #define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR 0x1448
200 #define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR 0x144c
201 #define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR 0x1450
202 #define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR 0x1454
204 #define VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x14FC
205 #define VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x14DC
207 #define VM_INVALIDATE_REQUEST 0x1478
208 #define VM_INVALIDATE_RESPONSE 0x147c
210 #define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1518
211 #define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR 0x151c
213 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c
214 #define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR 0x1540
215 #define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR 0x1544
216 #define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR 0x1548
217 #define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR 0x154c
218 #define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR 0x1550
219 #define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR 0x1554
220 #define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR 0x1558
221 #define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c
222 #define VM_CONTEXT1_PAGE_TABLE_START_ADDR 0x1560
224 #define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157C
225 #define VM_CONTEXT1_PAGE_TABLE_END_ADDR 0x1580
227 #define MC_SHARED_CHMAP 0x2004
228 #define NOOFCHAN_SHIFT 12
229 #define NOOFCHAN_MASK 0x0000f000
230 #define MC_SHARED_CHREMAP 0x2008
232 #define MC_VM_FB_LOCATION 0x2024
233 #define MC_VM_AGP_TOP 0x2028
234 #define MC_VM_AGP_BOT 0x202C
235 #define MC_VM_AGP_BASE 0x2030
236 #define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
237 #define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
238 #define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203C
240 #define MC_VM_MX_L1_TLB_CNTL 0x2064
241 #define ENABLE_L1_TLB (1 << 0)
242 #define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
243 #define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 3)
244 #define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 3)
245 #define SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
246 #define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 3)
247 #define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
248 #define ENABLE_ADVANCED_DRIVER_MODEL (1 << 6)
250 #define MC_SHARED_BLACKOUT_CNTL 0x20ac
252 #define MC_ARB_RAMCFG 0x2760
253 #define NOOFBANK_SHIFT 0
254 #define NOOFBANK_MASK 0x00000003
255 #define NOOFRANK_SHIFT 2
256 #define NOOFRANK_MASK 0x00000004
257 #define NOOFROWS_SHIFT 3
258 #define NOOFROWS_MASK 0x00000038
259 #define NOOFCOLS_SHIFT 6
260 #define NOOFCOLS_MASK 0x000000C0
261 #define CHANSIZE_SHIFT 8
262 #define CHANSIZE_MASK 0x00000100
263 #define CHANSIZE_OVERRIDE (1 << 11)
264 #define NOOFGROUPS_SHIFT 12
265 #define NOOFGROUPS_MASK 0x00001000
267 #define MC_SEQ_TRAIN_WAKEUP_CNTL 0x2808
268 #define TRAIN_DONE_D0 (1 << 30)
269 #define TRAIN_DONE_D1 (1 << 31)
271 #define MC_SEQ_SUP_CNTL 0x28c8
272 #define RUN_MASK (1 << 0)
273 #define MC_SEQ_SUP_PGM 0x28cc
275 #define MC_IO_PAD_CNTL_D0 0x29d0
276 #define MEM_FALL_OUT_CMD (1 << 8)
278 #define MC_SEQ_IO_DEBUG_INDEX 0x2a44
279 #define MC_SEQ_IO_DEBUG_DATA 0x2a48
281 #define HDP_HOST_PATH_CNTL 0x2C00
282 #define HDP_NONSURFACE_BASE 0x2C04
283 #define HDP_NONSURFACE_INFO 0x2C08
284 #define HDP_NONSURFACE_SIZE 0x2C0C
286 #define HDP_ADDR_CONFIG 0x2F48
287 #define HDP_MISC_CNTL 0x2F4C
288 #define HDP_FLUSH_INVALIDATE_CACHE (1 << 0)
290 #define IH_RB_CNTL 0x3e00
291 # define IH_RB_ENABLE (1 << 0)
292 # define IH_IB_SIZE(x) ((x) << 1) /* log2 */
293 # define IH_RB_FULL_DRAIN_ENABLE (1 << 6)
294 # define IH_WPTR_WRITEBACK_ENABLE (1 << 8)
295 # define IH_WPTR_WRITEBACK_TIMER(x) ((x) << 9) /* log2 */
296 # define IH_WPTR_OVERFLOW_ENABLE (1 << 16)
297 # define IH_WPTR_OVERFLOW_CLEAR (1 << 31)
298 #define IH_RB_BASE 0x3e04
299 #define IH_RB_RPTR 0x3e08
300 #define IH_RB_WPTR 0x3e0c
301 # define RB_OVERFLOW (1 << 0)
302 # define WPTR_OFFSET_MASK 0x3fffc
303 #define IH_RB_WPTR_ADDR_HI 0x3e10
304 #define IH_RB_WPTR_ADDR_LO 0x3e14
305 #define IH_CNTL 0x3e18
306 # define ENABLE_INTR (1 << 0)
307 # define IH_MC_SWAP(x) ((x) << 1)
308 # define IH_MC_SWAP_NONE 0
309 # define IH_MC_SWAP_16BIT 1
310 # define IH_MC_SWAP_32BIT 2
311 # define IH_MC_SWAP_64BIT 3
312 # define RPTR_REARM (1 << 4)
313 # define MC_WRREQ_CREDIT(x) ((x) << 15)
314 # define MC_WR_CLEAN_CNT(x) ((x) << 20)
315 # define MC_VMID(x) ((x) << 25)
317 #define CONFIG_MEMSIZE 0x5428
319 #define INTERRUPT_CNTL 0x5468
320 # define IH_DUMMY_RD_OVERRIDE (1 << 0)
321 # define IH_DUMMY_RD_EN (1 << 1)
322 # define IH_REQ_NONSNOOP_EN (1 << 3)
323 # define GEN_IH_INT_EN (1 << 8)
324 #define INTERRUPT_CNTL2 0x546c
326 #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480
328 #define BIF_FB_EN 0x5490
329 #define FB_READ_EN (1 << 0)
330 #define FB_WRITE_EN (1 << 1)
332 #define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0
334 #define DC_LB_MEMORY_SPLIT 0x6b0c
335 #define DC_LB_MEMORY_CONFIG(x) ((x) << 20)
337 #define PRIORITY_A_CNT 0x6b18
338 #define PRIORITY_MARK_MASK 0x7fff
339 #define PRIORITY_OFF (1 << 16)
340 #define PRIORITY_ALWAYS_ON (1 << 20)
341 #define PRIORITY_B_CNT 0x6b1c
343 #define DPG_PIPE_ARBITRATION_CONTROL3 0x6cc8
344 # define LATENCY_WATERMARK_MASK(x) ((x) << 16)
345 #define DPG_PIPE_LATENCY_CONTROL 0x6ccc
346 # define LATENCY_LOW_WATERMARK(x) ((x) << 0)
347 # define LATENCY_HIGH_WATERMARK(x) ((x) << 16)
349 /* 0x6bb8, 0x77b8, 0x103b8, 0x10fb8, 0x11bb8, 0x127b8 */
350 #define VLINE_STATUS 0x6bb8
351 # define VLINE_OCCURRED (1 << 0)
352 # define VLINE_ACK (1 << 4)
353 # define VLINE_STAT (1 << 12)
354 # define VLINE_INTERRUPT (1 << 16)
355 # define VLINE_INTERRUPT_TYPE (1 << 17)
356 /* 0x6bbc, 0x77bc, 0x103bc, 0x10fbc, 0x11bbc, 0x127bc */
357 #define VBLANK_STATUS 0x6bbc
358 # define VBLANK_OCCURRED (1 << 0)
359 # define VBLANK_ACK (1 << 4)
360 # define VBLANK_STAT (1 << 12)
361 # define VBLANK_INTERRUPT (1 << 16)
362 # define VBLANK_INTERRUPT_TYPE (1 << 17)
364 /* 0x6b40, 0x7740, 0x10340, 0x10f40, 0x11b40, 0x12740 */
365 #define INT_MASK 0x6b40
366 # define VBLANK_INT_MASK (1 << 0)
367 # define VLINE_INT_MASK (1 << 4)
369 #define DISP_INTERRUPT_STATUS 0x60f4
370 # define LB_D1_VLINE_INTERRUPT (1 << 2)
371 # define LB_D1_VBLANK_INTERRUPT (1 << 3)
372 # define DC_HPD1_INTERRUPT (1 << 17)
373 # define DC_HPD1_RX_INTERRUPT (1 << 18)
374 # define DACA_AUTODETECT_INTERRUPT (1 << 22)
375 # define DACB_AUTODETECT_INTERRUPT (1 << 23)
376 # define DC_I2C_SW_DONE_INTERRUPT (1 << 24)
377 # define DC_I2C_HW_DONE_INTERRUPT (1 << 25)
378 #define DISP_INTERRUPT_STATUS_CONTINUE 0x60f8
379 # define LB_D2_VLINE_INTERRUPT (1 << 2)
380 # define LB_D2_VBLANK_INTERRUPT (1 << 3)
381 # define DC_HPD2_INTERRUPT (1 << 17)
382 # define DC_HPD2_RX_INTERRUPT (1 << 18)
383 # define DISP_TIMER_INTERRUPT (1 << 24)
384 #define DISP_INTERRUPT_STATUS_CONTINUE2 0x60fc
385 # define LB_D3_VLINE_INTERRUPT (1 << 2)
386 # define LB_D3_VBLANK_INTERRUPT (1 << 3)
387 # define DC_HPD3_INTERRUPT (1 << 17)
388 # define DC_HPD3_RX_INTERRUPT (1 << 18)
389 #define DISP_INTERRUPT_STATUS_CONTINUE3 0x6100
390 # define LB_D4_VLINE_INTERRUPT (1 << 2)
391 # define LB_D4_VBLANK_INTERRUPT (1 << 3)
392 # define DC_HPD4_INTERRUPT (1 << 17)
393 # define DC_HPD4_RX_INTERRUPT (1 << 18)
394 #define DISP_INTERRUPT_STATUS_CONTINUE4 0x614c
395 # define LB_D5_VLINE_INTERRUPT (1 << 2)
396 # define LB_D5_VBLANK_INTERRUPT (1 << 3)
397 # define DC_HPD5_INTERRUPT (1 << 17)
398 # define DC_HPD5_RX_INTERRUPT (1 << 18)
399 #define DISP_INTERRUPT_STATUS_CONTINUE5 0x6150
400 # define LB_D6_VLINE_INTERRUPT (1 << 2)
401 # define LB_D6_VBLANK_INTERRUPT (1 << 3)
402 # define DC_HPD6_INTERRUPT (1 << 17)
403 # define DC_HPD6_RX_INTERRUPT (1 << 18)
405 /* 0x6858, 0x7458, 0x10058, 0x10c58, 0x11858, 0x12458 */
406 #define GRPH_INT_STATUS 0x6858
407 # define GRPH_PFLIP_INT_OCCURRED (1 << 0)
408 # define GRPH_PFLIP_INT_CLEAR (1 << 8)
409 /* 0x685c, 0x745c, 0x1005c, 0x10c5c, 0x1185c, 0x1245c */
410 #define GRPH_INT_CONTROL 0x685c
411 # define GRPH_PFLIP_INT_MASK (1 << 0)
412 # define GRPH_PFLIP_INT_TYPE (1 << 8)
414 #define DACA_AUTODETECT_INT_CONTROL 0x66c8
416 #define DC_HPD1_INT_STATUS 0x601c
417 #define DC_HPD2_INT_STATUS 0x6028
418 #define DC_HPD3_INT_STATUS 0x6034
419 #define DC_HPD4_INT_STATUS 0x6040
420 #define DC_HPD5_INT_STATUS 0x604c
421 #define DC_HPD6_INT_STATUS 0x6058
422 # define DC_HPDx_INT_STATUS (1 << 0)
423 # define DC_HPDx_SENSE (1 << 1)
424 # define DC_HPDx_RX_INT_STATUS (1 << 8)
426 #define DC_HPD1_INT_CONTROL 0x6020
427 #define DC_HPD2_INT_CONTROL 0x602c
428 #define DC_HPD3_INT_CONTROL 0x6038
429 #define DC_HPD4_INT_CONTROL 0x6044
430 #define DC_HPD5_INT_CONTROL 0x6050
431 #define DC_HPD6_INT_CONTROL 0x605c
432 # define DC_HPDx_INT_ACK (1 << 0)
433 # define DC_HPDx_INT_POLARITY (1 << 8)
434 # define DC_HPDx_INT_EN (1 << 16)
435 # define DC_HPDx_RX_INT_ACK (1 << 20)
436 # define DC_HPDx_RX_INT_EN (1 << 24)
438 #define DC_HPD1_CONTROL 0x6024
439 #define DC_HPD2_CONTROL 0x6030
440 #define DC_HPD3_CONTROL 0x603c
441 #define DC_HPD4_CONTROL 0x6048
442 #define DC_HPD5_CONTROL 0x6054
443 #define DC_HPD6_CONTROL 0x6060
444 # define DC_HPDx_CONNECTION_TIMER(x) ((x) << 0)
445 # define DC_HPDx_RX_INT_TIMER(x) ((x) << 16)
446 # define DC_HPDx_EN (1 << 28)
448 /* 0x6e98, 0x7a98, 0x10698, 0x11298, 0x11e98, 0x12a98 */
449 #define CRTC_STATUS_FRAME_COUNT 0x6e98
451 #define GRBM_CNTL 0x8000
452 #define GRBM_READ_TIMEOUT(x) ((x) << 0)
454 #define GRBM_STATUS2 0x8008
455 #define RLC_RQ_PENDING (1 << 0)
456 #define RLC_BUSY (1 << 8)
457 #define TC_BUSY (1 << 9)
459 #define GRBM_STATUS 0x8010
460 #define CMDFIFO_AVAIL_MASK 0x0000000F
461 #define RING2_RQ_PENDING (1 << 4)
462 #define SRBM_RQ_PENDING (1 << 5)
463 #define RING1_RQ_PENDING (1 << 6)
464 #define CF_RQ_PENDING (1 << 7)
465 #define PF_RQ_PENDING (1 << 8)
466 #define GDS_DMA_RQ_PENDING (1 << 9)
467 #define GRBM_EE_BUSY (1 << 10)
468 #define DB_CLEAN (1 << 12)
469 #define CB_CLEAN (1 << 13)
470 #define TA_BUSY (1 << 14)
471 #define GDS_BUSY (1 << 15)
472 #define VGT_BUSY (1 << 17)
473 #define IA_BUSY_NO_DMA (1 << 18)
474 #define IA_BUSY (1 << 19)
475 #define SX_BUSY (1 << 20)
476 #define SPI_BUSY (1 << 22)
477 #define BCI_BUSY (1 << 23)
478 #define SC_BUSY (1 << 24)
479 #define PA_BUSY (1 << 25)
480 #define DB_BUSY (1 << 26)
481 #define CP_COHERENCY_BUSY (1 << 28)
482 #define CP_BUSY (1 << 29)
483 #define CB_BUSY (1 << 30)
484 #define GUI_ACTIVE (1 << 31)
485 #define GRBM_STATUS_SE0 0x8014
486 #define GRBM_STATUS_SE1 0x8018
487 #define SE_DB_CLEAN (1 << 1)
488 #define SE_CB_CLEAN (1 << 2)
489 #define SE_BCI_BUSY (1 << 22)
490 #define SE_VGT_BUSY (1 << 23)
491 #define SE_PA_BUSY (1 << 24)
492 #define SE_TA_BUSY (1 << 25)
493 #define SE_SX_BUSY (1 << 26)
494 #define SE_SPI_BUSY (1 << 27)
495 #define SE_SC_BUSY (1 << 29)
496 #define SE_DB_BUSY (1 << 30)
497 #define SE_CB_BUSY (1 << 31)
499 #define GRBM_SOFT_RESET 0x8020
500 #define SOFT_RESET_CP (1 << 0)
501 #define SOFT_RESET_CB (1 << 1)
502 #define SOFT_RESET_RLC (1 << 2)
503 #define SOFT_RESET_DB (1 << 3)
504 #define SOFT_RESET_GDS (1 << 4)
505 #define SOFT_RESET_PA (1 << 5)
506 #define SOFT_RESET_SC (1 << 6)
507 #define SOFT_RESET_BCI (1 << 7)
508 #define SOFT_RESET_SPI (1 << 8)
509 #define SOFT_RESET_SX (1 << 10)
510 #define SOFT_RESET_TC (1 << 11)
511 #define SOFT_RESET_TA (1 << 12)
512 #define SOFT_RESET_VGT (1 << 14)
513 #define SOFT_RESET_IA (1 << 15)
515 #define GRBM_GFX_INDEX 0x802C
516 #define INSTANCE_INDEX(x) ((x) << 0)
517 #define SH_INDEX(x) ((x) << 8)
518 #define SE_INDEX(x) ((x) << 16)
519 #define SH_BROADCAST_WRITES (1 << 29)
520 #define INSTANCE_BROADCAST_WRITES (1 << 30)
521 #define SE_BROADCAST_WRITES (1 << 31)
523 #define GRBM_INT_CNTL 0x8060
524 # define RDERR_INT_ENABLE (1 << 0)
525 # define GUI_IDLE_INT_ENABLE (1 << 19)
527 #define CP_STRMOUT_CNTL 0x84FC
528 #define SCRATCH_REG0 0x8500
529 #define SCRATCH_REG1 0x8504
530 #define SCRATCH_REG2 0x8508
531 #define SCRATCH_REG3 0x850C
532 #define SCRATCH_REG4 0x8510
533 #define SCRATCH_REG5 0x8514
534 #define SCRATCH_REG6 0x8518
535 #define SCRATCH_REG7 0x851C
537 #define SCRATCH_UMSK 0x8540
538 #define SCRATCH_ADDR 0x8544
540 #define CP_SEM_WAIT_TIMER 0x85BC
542 #define CP_SEM_INCOMPLETE_TIMER_CNTL 0x85C8
544 #define CP_ME_CNTL 0x86D8
545 #define CP_CE_HALT (1 << 24)
546 #define CP_PFP_HALT (1 << 26)
547 #define CP_ME_HALT (1 << 28)
549 #define CP_COHER_CNTL2 0x85E8
551 #define CP_RB2_RPTR 0x86f8
552 #define CP_RB1_RPTR 0x86fc
553 #define CP_RB0_RPTR 0x8700
554 #define CP_RB_WPTR_DELAY 0x8704
556 #define CP_QUEUE_THRESHOLDS 0x8760
557 #define ROQ_IB1_START(x) ((x) << 0)
558 #define ROQ_IB2_START(x) ((x) << 8)
559 #define CP_MEQ_THRESHOLDS 0x8764
560 #define MEQ1_START(x) ((x) << 0)
561 #define MEQ2_START(x) ((x) << 8)
563 #define CP_PERFMON_CNTL 0x87FC
565 #define VGT_VTX_VECT_EJECT_REG 0x88B0
567 #define VGT_CACHE_INVALIDATION 0x88C4
568 #define CACHE_INVALIDATION(x) ((x) << 0)
572 #define AUTO_INVLD_EN(x) ((x) << 6)
576 #define ES_AND_GS_AUTO 3
577 #define VGT_ESGS_RING_SIZE 0x88C8
578 #define VGT_GSVS_RING_SIZE 0x88CC
580 #define VGT_GS_VERTEX_REUSE 0x88D4
582 #define VGT_PRIMITIVE_TYPE 0x8958
583 #define VGT_INDEX_TYPE 0x895C
585 #define VGT_NUM_INDICES 0x8970
586 #define VGT_NUM_INSTANCES 0x8974
588 #define VGT_TF_RING_SIZE 0x8988
590 #define VGT_HS_OFFCHIP_PARAM 0x89B0
592 #define VGT_TF_MEMORY_BASE 0x89B8
594 #define CC_GC_SHADER_ARRAY_CONFIG 0x89bc
595 #define INACTIVE_CUS_MASK 0xFFFF0000
596 #define INACTIVE_CUS_SHIFT 16
597 #define GC_USER_SHADER_ARRAY_CONFIG 0x89c0
599 #define PA_CL_ENHANCE 0x8A14
600 #define CLIP_VTX_REORDER_ENA (1 << 0)
601 #define NUM_CLIP_SEQ(x) ((x) << 1)
603 #define PA_SU_LINE_STIPPLE_VALUE 0x8A60
605 #define PA_SC_LINE_STIPPLE_STATE 0x8B10
607 #define PA_SC_FORCE_EOV_MAX_CNTS 0x8B24
608 #define FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
609 #define FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16)
611 #define PA_SC_FIFO_SIZE 0x8BCC
612 #define SC_FRONTEND_PRIM_FIFO_SIZE(x) ((x) << 0)
613 #define SC_BACKEND_PRIM_FIFO_SIZE(x) ((x) << 6)
614 #define SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 15)
615 #define SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 23)
617 #define PA_SC_ENHANCE 0x8BF0
619 #define SQ_CONFIG 0x8C00
621 #define SQC_CACHES 0x8C08
623 #define SX_DEBUG_1 0x9060
625 #define SPI_STATIC_THREAD_MGMT_1 0x90E0
626 #define SPI_STATIC_THREAD_MGMT_2 0x90E4
627 #define SPI_STATIC_THREAD_MGMT_3 0x90E8
628 #define SPI_PS_MAX_WAVE_ID 0x90EC
630 #define SPI_CONFIG_CNTL 0x9100
632 #define SPI_CONFIG_CNTL_1 0x913C
633 #define VTX_DONE_DELAY(x) ((x) << 0)
634 #define INTERP_ONE_PRIM_PER_ROW (1 << 4)
636 #define CGTS_TCC_DISABLE 0x9148
637 #define CGTS_USER_TCC_DISABLE 0x914C
638 #define TCC_DISABLE_MASK 0xFFFF0000
639 #define TCC_DISABLE_SHIFT 16
641 #define TA_CNTL_AUX 0x9508
643 #define CC_RB_BACKEND_DISABLE 0x98F4
644 #define BACKEND_DISABLE(x) ((x) << 16)
645 #define GB_ADDR_CONFIG 0x98F8
646 #define NUM_PIPES(x) ((x) << 0)
647 #define NUM_PIPES_MASK 0x00000007
648 #define NUM_PIPES_SHIFT 0
649 #define PIPE_INTERLEAVE_SIZE(x) ((x) << 4)
650 #define PIPE_INTERLEAVE_SIZE_MASK 0x00000070
651 #define PIPE_INTERLEAVE_SIZE_SHIFT 4
652 #define NUM_SHADER_ENGINES(x) ((x) << 12)
653 #define NUM_SHADER_ENGINES_MASK 0x00003000
654 #define NUM_SHADER_ENGINES_SHIFT 12
655 #define SHADER_ENGINE_TILE_SIZE(x) ((x) << 16)
656 #define SHADER_ENGINE_TILE_SIZE_MASK 0x00070000
657 #define SHADER_ENGINE_TILE_SIZE_SHIFT 16
658 #define NUM_GPUS(x) ((x) << 20)
659 #define NUM_GPUS_MASK 0x00700000
660 #define NUM_GPUS_SHIFT 20
661 #define MULTI_GPU_TILE_SIZE(x) ((x) << 24)
662 #define MULTI_GPU_TILE_SIZE_MASK 0x03000000
663 #define MULTI_GPU_TILE_SIZE_SHIFT 24
664 #define ROW_SIZE(x) ((x) << 28)
665 #define ROW_SIZE_MASK 0x30000000
666 #define ROW_SIZE_SHIFT 28
668 #define GB_TILE_MODE0 0x9910
669 # define MICRO_TILE_MODE(x) ((x) << 0)
670 # define ADDR_SURF_DISPLAY_MICRO_TILING 0
671 # define ADDR_SURF_THIN_MICRO_TILING 1
672 # define ADDR_SURF_DEPTH_MICRO_TILING 2
673 # define ARRAY_MODE(x) ((x) << 2)
674 # define ARRAY_LINEAR_GENERAL 0
675 # define ARRAY_LINEAR_ALIGNED 1
676 # define ARRAY_1D_TILED_THIN1 2
677 # define ARRAY_2D_TILED_THIN1 4
678 # define PIPE_CONFIG(x) ((x) << 6)
679 # define ADDR_SURF_P2 0
680 # define ADDR_SURF_P4_8x16 4
681 # define ADDR_SURF_P4_16x16 5
682 # define ADDR_SURF_P4_16x32 6
683 # define ADDR_SURF_P4_32x32 7
684 # define ADDR_SURF_P8_16x16_8x16 8
685 # define ADDR_SURF_P8_16x32_8x16 9
686 # define ADDR_SURF_P8_32x32_8x16 10
687 # define ADDR_SURF_P8_16x32_16x16 11
688 # define ADDR_SURF_P8_32x32_16x16 12
689 # define ADDR_SURF_P8_32x32_16x32 13
690 # define ADDR_SURF_P8_32x64_32x32 14
691 # define TILE_SPLIT(x) ((x) << 11)
692 # define ADDR_SURF_TILE_SPLIT_64B 0
693 # define ADDR_SURF_TILE_SPLIT_128B 1
694 # define ADDR_SURF_TILE_SPLIT_256B 2
695 # define ADDR_SURF_TILE_SPLIT_512B 3
696 # define ADDR_SURF_TILE_SPLIT_1KB 4
697 # define ADDR_SURF_TILE_SPLIT_2KB 5
698 # define ADDR_SURF_TILE_SPLIT_4KB 6
699 # define BANK_WIDTH(x) ((x) << 14)
700 # define ADDR_SURF_BANK_WIDTH_1 0
701 # define ADDR_SURF_BANK_WIDTH_2 1
702 # define ADDR_SURF_BANK_WIDTH_4 2
703 # define ADDR_SURF_BANK_WIDTH_8 3
704 # define BANK_HEIGHT(x) ((x) << 16)
705 # define ADDR_SURF_BANK_HEIGHT_1 0
706 # define ADDR_SURF_BANK_HEIGHT_2 1
707 # define ADDR_SURF_BANK_HEIGHT_4 2
708 # define ADDR_SURF_BANK_HEIGHT_8 3
709 # define MACRO_TILE_ASPECT(x) ((x) << 18)
710 # define ADDR_SURF_MACRO_ASPECT_1 0
711 # define ADDR_SURF_MACRO_ASPECT_2 1
712 # define ADDR_SURF_MACRO_ASPECT_4 2
713 # define ADDR_SURF_MACRO_ASPECT_8 3
714 # define NUM_BANKS(x) ((x) << 20)
715 # define ADDR_SURF_2_BANK 0
716 # define ADDR_SURF_4_BANK 1
717 # define ADDR_SURF_8_BANK 2
718 # define ADDR_SURF_16_BANK 3
720 #define CB_PERFCOUNTER0_SELECT0 0x9a20
721 #define CB_PERFCOUNTER0_SELECT1 0x9a24
722 #define CB_PERFCOUNTER1_SELECT0 0x9a28
723 #define CB_PERFCOUNTER1_SELECT1 0x9a2c
724 #define CB_PERFCOUNTER2_SELECT0 0x9a30
725 #define CB_PERFCOUNTER2_SELECT1 0x9a34
726 #define CB_PERFCOUNTER3_SELECT0 0x9a38
727 #define CB_PERFCOUNTER3_SELECT1 0x9a3c
729 #define GC_USER_RB_BACKEND_DISABLE 0x9B7C
730 #define BACKEND_DISABLE_MASK 0x00FF0000
731 #define BACKEND_DISABLE_SHIFT 16
733 #define TCP_CHAN_STEER_LO 0xac0c
734 #define TCP_CHAN_STEER_HI 0xac10
736 #define CP_RB0_BASE 0xC100
737 #define CP_RB0_CNTL 0xC104
738 #define RB_BUFSZ(x) ((x) << 0)
739 #define RB_BLKSZ(x) ((x) << 8)
740 #define BUF_SWAP_32BIT (2 << 16)
741 #define RB_NO_UPDATE (1 << 27)
742 #define RB_RPTR_WR_ENA (1 << 31)
744 #define CP_RB0_RPTR_ADDR 0xC10C
745 #define CP_RB0_RPTR_ADDR_HI 0xC110
746 #define CP_RB0_WPTR 0xC114
748 #define CP_PFP_UCODE_ADDR 0xC150
749 #define CP_PFP_UCODE_DATA 0xC154
750 #define CP_ME_RAM_RADDR 0xC158
751 #define CP_ME_RAM_WADDR 0xC15C
752 #define CP_ME_RAM_DATA 0xC160
754 #define CP_CE_UCODE_ADDR 0xC168
755 #define CP_CE_UCODE_DATA 0xC16C
757 #define CP_RB1_BASE 0xC180
758 #define CP_RB1_CNTL 0xC184
759 #define CP_RB1_RPTR_ADDR 0xC188
760 #define CP_RB1_RPTR_ADDR_HI 0xC18C
761 #define CP_RB1_WPTR 0xC190
762 #define CP_RB2_BASE 0xC194
763 #define CP_RB2_CNTL 0xC198
764 #define CP_RB2_RPTR_ADDR 0xC19C
765 #define CP_RB2_RPTR_ADDR_HI 0xC1A0
766 #define CP_RB2_WPTR 0xC1A4
767 #define CP_INT_CNTL_RING0 0xC1A8
768 #define CP_INT_CNTL_RING1 0xC1AC
769 #define CP_INT_CNTL_RING2 0xC1B0
770 # define CNTX_BUSY_INT_ENABLE (1 << 19)
771 # define CNTX_EMPTY_INT_ENABLE (1 << 20)
772 # define WAIT_MEM_SEM_INT_ENABLE (1 << 21)
773 # define TIME_STAMP_INT_ENABLE (1 << 26)
774 # define CP_RINGID2_INT_ENABLE (1 << 29)
775 # define CP_RINGID1_INT_ENABLE (1 << 30)
776 # define CP_RINGID0_INT_ENABLE (1 << 31)
777 #define CP_INT_STATUS_RING0 0xC1B4
778 #define CP_INT_STATUS_RING1 0xC1B8
779 #define CP_INT_STATUS_RING2 0xC1BC
780 # define WAIT_MEM_SEM_INT_STAT (1 << 21)
781 # define TIME_STAMP_INT_STAT (1 << 26)
782 # define CP_RINGID2_INT_STAT (1 << 29)
783 # define CP_RINGID1_INT_STAT (1 << 30)
784 # define CP_RINGID0_INT_STAT (1 << 31)
786 #define CP_DEBUG 0xC1FC
788 #define RLC_CNTL 0xC300
789 # define RLC_ENABLE (1 << 0)
790 #define RLC_RL_BASE 0xC304
791 #define RLC_RL_SIZE 0xC308
792 #define RLC_LB_CNTL 0xC30C
793 #define RLC_SAVE_AND_RESTORE_BASE 0xC310
794 #define RLC_LB_CNTR_MAX 0xC314
795 #define RLC_LB_CNTR_INIT 0xC318
797 #define RLC_CLEAR_STATE_RESTORE_BASE 0xC320
799 #define RLC_UCODE_ADDR 0xC32C
800 #define RLC_UCODE_DATA 0xC330
802 #define RLC_GPU_CLOCK_COUNT_LSB 0xC338
803 #define RLC_GPU_CLOCK_COUNT_MSB 0xC33C
804 #define RLC_CAPTURE_GPU_CLOCK_COUNT 0xC340
805 #define RLC_MC_CNTL 0xC344
806 #define RLC_UCODE_CNTL 0xC348
808 #define PA_SC_RASTER_CONFIG 0x28350
809 # define RASTER_CONFIG_RB_MAP_0 0
810 # define RASTER_CONFIG_RB_MAP_1 1
811 # define RASTER_CONFIG_RB_MAP_2 2
812 # define RASTER_CONFIG_RB_MAP_3 3
814 #define VGT_EVENT_INITIATOR 0x28a90
815 # define SAMPLE_STREAMOUTSTATS1 (1 << 0)
816 # define SAMPLE_STREAMOUTSTATS2 (2 << 0)
817 # define SAMPLE_STREAMOUTSTATS3 (3 << 0)
818 # define CACHE_FLUSH_TS (4 << 0)
819 # define CACHE_FLUSH (6 << 0)
820 # define CS_PARTIAL_FLUSH (7 << 0)
821 # define VGT_STREAMOUT_RESET (10 << 0)
822 # define END_OF_PIPE_INCR_DE (11 << 0)
823 # define END_OF_PIPE_IB_END (12 << 0)
824 # define RST_PIX_CNT (13 << 0)
825 # define VS_PARTIAL_FLUSH (15 << 0)
826 # define PS_PARTIAL_FLUSH (16 << 0)
827 # define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0)
828 # define ZPASS_DONE (21 << 0)
829 # define CACHE_FLUSH_AND_INV_EVENT (22 << 0)
830 # define PERFCOUNTER_START (23 << 0)
831 # define PERFCOUNTER_STOP (24 << 0)
832 # define PIPELINESTAT_START (25 << 0)
833 # define PIPELINESTAT_STOP (26 << 0)
834 # define PERFCOUNTER_SAMPLE (27 << 0)
835 # define SAMPLE_PIPELINESTAT (30 << 0)
836 # define SAMPLE_STREAMOUTSTATS (32 << 0)
837 # define RESET_VTX_CNT (33 << 0)
838 # define VGT_FLUSH (36 << 0)
839 # define BOTTOM_OF_PIPE_TS (40 << 0)
840 # define DB_CACHE_FLUSH_AND_INV (42 << 0)
841 # define FLUSH_AND_INV_DB_DATA_TS (43 << 0)
842 # define FLUSH_AND_INV_DB_META (44 << 0)
843 # define FLUSH_AND_INV_CB_DATA_TS (45 << 0)
844 # define FLUSH_AND_INV_CB_META (46 << 0)
845 # define CS_DONE (47 << 0)
846 # define PS_DONE (48 << 0)
847 # define FLUSH_AND_INV_CB_PIXEL_DATA (49 << 0)
848 # define THREAD_TRACE_START (51 << 0)
849 # define THREAD_TRACE_STOP (52 << 0)
850 # define THREAD_TRACE_FLUSH (54 << 0)
851 # define THREAD_TRACE_FINISH (55 << 0)
853 /* PIF PHY0 registers idx/data 0x8/0xc */
854 #define PB0_PIF_CNTL 0x10
855 # define LS2_EXIT_TIME(x) ((x) << 17)
856 # define LS2_EXIT_TIME_MASK (0x7 << 17)
857 # define LS2_EXIT_TIME_SHIFT 17
858 #define PB0_PIF_PAIRING 0x11
859 # define MULTI_PIF (1 << 25)
860 #define PB0_PIF_PWRDOWN_0 0x12
861 # define PLL_POWER_STATE_IN_TXS2_0(x) ((x) << 7)
862 # define PLL_POWER_STATE_IN_TXS2_0_MASK (0x7 << 7)
863 # define PLL_POWER_STATE_IN_TXS2_0_SHIFT 7
864 # define PLL_POWER_STATE_IN_OFF_0(x) ((x) << 10)
865 # define PLL_POWER_STATE_IN_OFF_0_MASK (0x7 << 10)
866 # define PLL_POWER_STATE_IN_OFF_0_SHIFT 10
867 # define PLL_RAMP_UP_TIME_0(x) ((x) << 24)
868 # define PLL_RAMP_UP_TIME_0_MASK (0x7 << 24)
869 # define PLL_RAMP_UP_TIME_0_SHIFT 24
870 #define PB0_PIF_PWRDOWN_1 0x13
871 # define PLL_POWER_STATE_IN_TXS2_1(x) ((x) << 7)
872 # define PLL_POWER_STATE_IN_TXS2_1_MASK (0x7 << 7)
873 # define PLL_POWER_STATE_IN_TXS2_1_SHIFT 7
874 # define PLL_POWER_STATE_IN_OFF_1(x) ((x) << 10)
875 # define PLL_POWER_STATE_IN_OFF_1_MASK (0x7 << 10)
876 # define PLL_POWER_STATE_IN_OFF_1_SHIFT 10
877 # define PLL_RAMP_UP_TIME_1(x) ((x) << 24)
878 # define PLL_RAMP_UP_TIME_1_MASK (0x7 << 24)
879 # define PLL_RAMP_UP_TIME_1_SHIFT 24
881 #define PB0_PIF_PWRDOWN_2 0x17
882 # define PLL_POWER_STATE_IN_TXS2_2(x) ((x) << 7)
883 # define PLL_POWER_STATE_IN_TXS2_2_MASK (0x7 << 7)
884 # define PLL_POWER_STATE_IN_TXS2_2_SHIFT 7
885 # define PLL_POWER_STATE_IN_OFF_2(x) ((x) << 10)
886 # define PLL_POWER_STATE_IN_OFF_2_MASK (0x7 << 10)
887 # define PLL_POWER_STATE_IN_OFF_2_SHIFT 10
888 # define PLL_RAMP_UP_TIME_2(x) ((x) << 24)
889 # define PLL_RAMP_UP_TIME_2_MASK (0x7 << 24)
890 # define PLL_RAMP_UP_TIME_2_SHIFT 24
891 #define PB0_PIF_PWRDOWN_3 0x18
892 # define PLL_POWER_STATE_IN_TXS2_3(x) ((x) << 7)
893 # define PLL_POWER_STATE_IN_TXS2_3_MASK (0x7 << 7)
894 # define PLL_POWER_STATE_IN_TXS2_3_SHIFT 7
895 # define PLL_POWER_STATE_IN_OFF_3(x) ((x) << 10)
896 # define PLL_POWER_STATE_IN_OFF_3_MASK (0x7 << 10)
897 # define PLL_POWER_STATE_IN_OFF_3_SHIFT 10
898 # define PLL_RAMP_UP_TIME_3(x) ((x) << 24)
899 # define PLL_RAMP_UP_TIME_3_MASK (0x7 << 24)
900 # define PLL_RAMP_UP_TIME_3_SHIFT 24
901 /* PIF PHY1 registers idx/data 0x10/0x14 */
902 #define PB1_PIF_CNTL 0x10
903 #define PB1_PIF_PAIRING 0x11
904 #define PB1_PIF_PWRDOWN_0 0x12
905 #define PB1_PIF_PWRDOWN_1 0x13
907 #define PB1_PIF_PWRDOWN_2 0x17
908 #define PB1_PIF_PWRDOWN_3 0x18
909 /* PCIE registers idx/data 0x30/0x34 */
910 #define PCIE_CNTL2 0x1c /* PCIE */
911 # define SLV_MEM_LS_EN (1 << 16)
912 # define MST_MEM_LS_EN (1 << 18)
913 # define REPLAY_MEM_LS_EN (1 << 19)
914 #define PCIE_LC_STATUS1 0x28 /* PCIE */
915 # define LC_REVERSE_RCVR (1 << 0)
916 # define LC_REVERSE_XMIT (1 << 1)
917 # define LC_OPERATING_LINK_WIDTH_MASK (0x7 << 2)
918 # define LC_OPERATING_LINK_WIDTH_SHIFT 2
919 # define LC_DETECTED_LINK_WIDTH_MASK (0x7 << 5)
920 # define LC_DETECTED_LINK_WIDTH_SHIFT 5
922 #define PCIE_P_CNTL 0x40 /* PCIE */
923 # define P_IGNORE_EDB_ERR (1 << 6)
925 /* PCIE PORT registers idx/data 0x38/0x3c */
926 #define PCIE_LC_CNTL 0xa0
927 # define LC_L0S_INACTIVITY(x) ((x) << 8)
928 # define LC_L0S_INACTIVITY_MASK (0xf << 8)
929 # define LC_L0S_INACTIVITY_SHIFT 8
930 # define LC_L1_INACTIVITY(x) ((x) << 12)
931 # define LC_L1_INACTIVITY_MASK (0xf << 12)
932 # define LC_L1_INACTIVITY_SHIFT 12
933 # define LC_PMI_TO_L1_DIS (1 << 16)
934 # define LC_ASPM_TO_L1_DIS (1 << 24)
935 #define PCIE_LC_LINK_WIDTH_CNTL 0xa2 /* PCIE_P */
936 # define LC_LINK_WIDTH_SHIFT 0
937 # define LC_LINK_WIDTH_MASK 0x7
938 # define LC_LINK_WIDTH_X0 0
939 # define LC_LINK_WIDTH_X1 1
940 # define LC_LINK_WIDTH_X2 2
941 # define LC_LINK_WIDTH_X4 3
942 # define LC_LINK_WIDTH_X8 4
943 # define LC_LINK_WIDTH_X16 6
944 # define LC_LINK_WIDTH_RD_SHIFT 4
945 # define LC_LINK_WIDTH_RD_MASK 0x70
946 # define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7)
947 # define LC_RECONFIG_NOW (1 << 8)
948 # define LC_RENEGOTIATION_SUPPORT (1 << 9)
949 # define LC_RENEGOTIATE_EN (1 << 10)
950 # define LC_SHORT_RECONFIG_EN (1 << 11)
951 # define LC_UPCONFIGURE_SUPPORT (1 << 12)
952 # define LC_UPCONFIGURE_DIS (1 << 13)
953 # define LC_DYN_LANES_PWR_STATE(x) ((x) << 21)
954 # define LC_DYN_LANES_PWR_STATE_MASK (0x3 << 21)
955 # define LC_DYN_LANES_PWR_STATE_SHIFT 21
956 #define PCIE_LC_N_FTS_CNTL 0xa3 /* PCIE_P */
957 # define LC_XMIT_N_FTS(x) ((x) << 0)
958 # define LC_XMIT_N_FTS_MASK (0xff << 0)
959 # define LC_XMIT_N_FTS_SHIFT 0
960 # define LC_XMIT_N_FTS_OVERRIDE_EN (1 << 8)
961 # define LC_N_FTS_MASK (0xff << 24)
962 #define PCIE_LC_SPEED_CNTL 0xa4 /* PCIE_P */
963 # define LC_GEN2_EN_STRAP (1 << 0)
964 # define LC_GEN3_EN_STRAP (1 << 1)
965 # define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 2)
966 # define LC_TARGET_LINK_SPEED_OVERRIDE_MASK (0x3 << 3)
967 # define LC_TARGET_LINK_SPEED_OVERRIDE_SHIFT 3
968 # define LC_FORCE_EN_SW_SPEED_CHANGE (1 << 5)
969 # define LC_FORCE_DIS_SW_SPEED_CHANGE (1 << 6)
970 # define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 7)
971 # define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 8)
972 # define LC_INITIATE_LINK_SPEED_CHANGE (1 << 9)
973 # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 10)
974 # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 10
975 # define LC_CURRENT_DATA_RATE_MASK (0x3 << 13) /* 0/1/2 = gen1/2/3 */
976 # define LC_CURRENT_DATA_RATE_SHIFT 13
977 # define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 16)
978 # define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 18)
979 # define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 19)
980 # define LC_OTHER_SIDE_EVER_SENT_GEN3 (1 << 20)
981 # define LC_OTHER_SIDE_SUPPORTS_GEN3 (1 << 21)
983 #define PCIE_LC_CNTL2 0xb1
984 # define LC_ALLOW_PDWN_IN_L1 (1 << 17)
985 # define LC_ALLOW_PDWN_IN_L23 (1 << 18)
987 #define PCIE_LC_CNTL3 0xb5 /* PCIE_P */
988 # define LC_GO_TO_RECOVERY (1 << 30)
989 #define PCIE_LC_CNTL4 0xb6 /* PCIE_P */
990 # define LC_REDO_EQ (1 << 5)
991 # define LC_SET_QUIESCE (1 << 13)
996 #define UVD_UDEC_ADDR_CONFIG 0xEF4C
997 #define UVD_UDEC_DB_ADDR_CONFIG 0xEF50
998 #define UVD_UDEC_DBW_ADDR_CONFIG 0xEF54
999 #define UVD_RBC_RB_RPTR 0xF690
1000 #define UVD_RBC_RB_WPTR 0xF694
1005 #define PACKET0(reg, n) ((RADEON_PACKET_TYPE0 << 30) | \
1006 (((reg) >> 2) & 0xFFFF) | \
1007 ((n) & 0x3FFF) << 16)
1008 #define CP_PACKET2 0x80000000
1009 #define PACKET2_PAD_SHIFT 0
1010 #define PACKET2_PAD_MASK (0x3fffffff << 0)
1012 #define PACKET2(v) (CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))
1014 #define PACKET3(op, n) ((RADEON_PACKET_TYPE3 << 30) | \
1015 (((op) & 0xFF) << 8) | \
1016 ((n) & 0x3FFF) << 16)
1018 #define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 << 1)
1020 /* Packet 3 types */
1021 #define PACKET3_NOP 0x10
1022 #define PACKET3_SET_BASE 0x11
1023 #define PACKET3_BASE_INDEX(x) ((x) << 0)
1024 #define GDS_PARTITION_BASE 2
1025 #define CE_PARTITION_BASE 3
1026 #define PACKET3_CLEAR_STATE 0x12
1027 #define PACKET3_INDEX_BUFFER_SIZE 0x13
1028 #define PACKET3_DISPATCH_DIRECT 0x15
1029 #define PACKET3_DISPATCH_INDIRECT 0x16
1030 #define PACKET3_ALLOC_GDS 0x1B
1031 #define PACKET3_WRITE_GDS_RAM 0x1C
1032 #define PACKET3_ATOMIC_GDS 0x1D
1033 #define PACKET3_ATOMIC 0x1E
1034 #define PACKET3_OCCLUSION_QUERY 0x1F
1035 #define PACKET3_SET_PREDICATION 0x20
1036 #define PACKET3_REG_RMW 0x21
1037 #define PACKET3_COND_EXEC 0x22
1038 #define PACKET3_PRED_EXEC 0x23
1039 #define PACKET3_DRAW_INDIRECT 0x24
1040 #define PACKET3_DRAW_INDEX_INDIRECT 0x25
1041 #define PACKET3_INDEX_BASE 0x26
1042 #define PACKET3_DRAW_INDEX_2 0x27
1043 #define PACKET3_CONTEXT_CONTROL 0x28
1044 #define PACKET3_INDEX_TYPE 0x2A
1045 #define PACKET3_DRAW_INDIRECT_MULTI 0x2C
1046 #define PACKET3_DRAW_INDEX_AUTO 0x2D
1047 #define PACKET3_DRAW_INDEX_IMMD 0x2E
1048 #define PACKET3_NUM_INSTANCES 0x2F
1049 #define PACKET3_DRAW_INDEX_MULTI_AUTO 0x30
1050 #define PACKET3_INDIRECT_BUFFER_CONST 0x31
1051 #define PACKET3_INDIRECT_BUFFER 0x32
1052 #define PACKET3_STRMOUT_BUFFER_UPDATE 0x34
1053 #define PACKET3_DRAW_INDEX_OFFSET_2 0x35
1054 #define PACKET3_DRAW_INDEX_MULTI_ELEMENT 0x36
1055 #define PACKET3_WRITE_DATA 0x37
1056 #define WRITE_DATA_DST_SEL(x) ((x) << 8)
1058 * 1 - memory (sync - via GRBM)
1062 * 5 - memory (async - direct)
1064 #define WR_ONE_ADDR (1 << 16)
1065 #define WR_CONFIRM (1 << 20)
1066 #define WRITE_DATA_ENGINE_SEL(x) ((x) << 30)
1071 #define PACKET3_DRAW_INDEX_INDIRECT_MULTI 0x38
1072 #define PACKET3_MEM_SEMAPHORE 0x39
1073 #define PACKET3_MPEG_INDEX 0x3A
1074 #define PACKET3_COPY_DW 0x3B
1075 #define PACKET3_WAIT_REG_MEM 0x3C
1076 #define PACKET3_MEM_WRITE 0x3D
1077 #define PACKET3_COPY_DATA 0x40
1078 #define PACKET3_CP_DMA 0x41
1080 * 2. SRC_ADDR_LO or DATA [31:0]
1081 * 3. CP_SYNC [31] | SRC_SEL [30:29] | ENGINE [27] | DST_SEL [21:20] |
1083 * 4. DST_ADDR_LO [31:0]
1084 * 5. DST_ADDR_HI [7:0]
1085 * 6. COMMAND [30:21] | BYTE_COUNT [20:0]
1087 # define PACKET3_CP_DMA_DST_SEL(x) ((x) << 20)
1091 # define PACKET3_CP_DMA_ENGINE(x) ((x) << 27)
1095 # define PACKET3_CP_DMA_SRC_SEL(x) ((x) << 29)
1100 # define PACKET3_CP_DMA_CP_SYNC (1 << 31)
1102 # define PACKET3_CP_DMA_DIS_WC (1 << 21)
1103 # define PACKET3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 23)
1109 # define PACKET3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)
1115 # define PACKET3_CP_DMA_CMD_SAS (1 << 26)
1119 # define PACKET3_CP_DMA_CMD_DAS (1 << 27)
1123 # define PACKET3_CP_DMA_CMD_SAIC (1 << 28)
1124 # define PACKET3_CP_DMA_CMD_DAIC (1 << 29)
1125 # define PACKET3_CP_DMA_CMD_RAW_WAIT (1 << 30)
1126 #define PACKET3_PFP_SYNC_ME 0x42
1127 #define PACKET3_SURFACE_SYNC 0x43
1128 # define PACKET3_DEST_BASE_0_ENA (1 << 0)
1129 # define PACKET3_DEST_BASE_1_ENA (1 << 1)
1130 # define PACKET3_CB0_DEST_BASE_ENA (1 << 6)
1131 # define PACKET3_CB1_DEST_BASE_ENA (1 << 7)
1132 # define PACKET3_CB2_DEST_BASE_ENA (1 << 8)
1133 # define PACKET3_CB3_DEST_BASE_ENA (1 << 9)
1134 # define PACKET3_CB4_DEST_BASE_ENA (1 << 10)
1135 # define PACKET3_CB5_DEST_BASE_ENA (1 << 11)
1136 # define PACKET3_CB6_DEST_BASE_ENA (1 << 12)
1137 # define PACKET3_CB7_DEST_BASE_ENA (1 << 13)
1138 # define PACKET3_DB_DEST_BASE_ENA (1 << 14)
1139 # define PACKET3_DEST_BASE_2_ENA (1 << 19)
1140 # define PACKET3_DEST_BASE_3_ENA (1 << 21)
1141 # define PACKET3_TCL1_ACTION_ENA (1 << 22)
1142 # define PACKET3_TC_ACTION_ENA (1 << 23)
1143 # define PACKET3_CB_ACTION_ENA (1 << 25)
1144 # define PACKET3_DB_ACTION_ENA (1 << 26)
1145 # define PACKET3_SH_KCACHE_ACTION_ENA (1 << 27)
1146 # define PACKET3_SH_ICACHE_ACTION_ENA (1 << 29)
1147 #define PACKET3_ME_INITIALIZE 0x44
1148 #define PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)
1149 #define PACKET3_COND_WRITE 0x45
1150 #define PACKET3_EVENT_WRITE 0x46
1151 #define EVENT_TYPE(x) ((x) << 0)
1152 #define EVENT_INDEX(x) ((x) << 8)
1153 /* 0 - any non-TS event
1155 * 2 - SAMPLE_PIPELINESTAT
1156 * 3 - SAMPLE_STREAMOUTSTAT*
1157 * 4 - *S_PARTIAL_FLUSH
1160 * 7 - CACHE_FLUSH, CACHE_FLUSH_AND_INV_EVENT
1162 #define INV_L2 (1 << 20)
1163 /* INV TC L2 cache when EVENT_INDEX = 7 */
1164 #define PACKET3_EVENT_WRITE_EOP 0x47
1165 #define DATA_SEL(x) ((x) << 29)
1167 * 1 - send low 32bit data
1168 * 2 - send 64bit data
1169 * 3 - send 64bit counter value
1171 #define INT_SEL(x) ((x) << 24)
1173 * 1 - interrupt only (DATA_SEL = 0)
1174 * 2 - interrupt when data write is confirmed
1176 #define PACKET3_EVENT_WRITE_EOS 0x48
1177 #define PACKET3_PREAMBLE_CNTL 0x4A
1178 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28)
1179 # define PACKET3_PREAMBLE_END_CLEAR_STATE (3 << 28)
1180 #define PACKET3_ONE_REG_WRITE 0x57
1181 #define PACKET3_LOAD_CONFIG_REG 0x5F
1182 #define PACKET3_LOAD_CONTEXT_REG 0x60
1183 #define PACKET3_LOAD_SH_REG 0x61
1184 #define PACKET3_SET_CONFIG_REG 0x68
1185 #define PACKET3_SET_CONFIG_REG_START 0x00008000
1186 #define PACKET3_SET_CONFIG_REG_END 0x0000b000
1187 #define PACKET3_SET_CONTEXT_REG 0x69
1188 #define PACKET3_SET_CONTEXT_REG_START 0x00028000
1189 #define PACKET3_SET_CONTEXT_REG_END 0x00029000
1190 #define PACKET3_SET_CONTEXT_REG_INDIRECT 0x73
1191 #define PACKET3_SET_RESOURCE_INDIRECT 0x74
1192 #define PACKET3_SET_SH_REG 0x76
1193 #define PACKET3_SET_SH_REG_START 0x0000b000
1194 #define PACKET3_SET_SH_REG_END 0x0000c000
1195 #define PACKET3_SET_SH_REG_OFFSET 0x77
1196 #define PACKET3_ME_WRITE 0x7A
1197 #define PACKET3_SCRATCH_RAM_WRITE 0x7D
1198 #define PACKET3_SCRATCH_RAM_READ 0x7E
1199 #define PACKET3_CE_WRITE 0x7F
1200 #define PACKET3_LOAD_CONST_RAM 0x80
1201 #define PACKET3_WRITE_CONST_RAM 0x81
1202 #define PACKET3_WRITE_CONST_RAM_OFFSET 0x82
1203 #define PACKET3_DUMP_CONST_RAM 0x83
1204 #define PACKET3_INCREMENT_CE_COUNTER 0x84
1205 #define PACKET3_INCREMENT_DE_COUNTER 0x85
1206 #define PACKET3_WAIT_ON_CE_COUNTER 0x86
1207 #define PACKET3_WAIT_ON_DE_COUNTER 0x87
1208 #define PACKET3_WAIT_ON_DE_COUNTER_DIFF 0x88
1209 #define PACKET3_SET_CE_DE_COUNTERS 0x89
1210 #define PACKET3_WAIT_ON_AVAIL_BUFFER 0x8A
1211 #define PACKET3_SWITCH_BUFFER 0x8B
1213 /* ASYNC DMA - first instance at 0xd000, second at 0xd800 */
1214 #define DMA0_REGISTER_OFFSET 0x0 /* not a register */
1215 #define DMA1_REGISTER_OFFSET 0x800 /* not a register */
1217 #define DMA_RB_CNTL 0xd000
1218 # define DMA_RB_ENABLE (1 << 0)
1219 # define DMA_RB_SIZE(x) ((x) << 1) /* log2 */
1220 # define DMA_RB_SWAP_ENABLE (1 << 9) /* 8IN32 */
1221 # define DMA_RPTR_WRITEBACK_ENABLE (1 << 12)
1222 # define DMA_RPTR_WRITEBACK_SWAP_ENABLE (1 << 13) /* 8IN32 */
1223 # define DMA_RPTR_WRITEBACK_TIMER(x) ((x) << 16) /* log2 */
1224 #define DMA_RB_BASE 0xd004
1225 #define DMA_RB_RPTR 0xd008
1226 #define DMA_RB_WPTR 0xd00c
1228 #define DMA_RB_RPTR_ADDR_HI 0xd01c
1229 #define DMA_RB_RPTR_ADDR_LO 0xd020
1231 #define DMA_IB_CNTL 0xd024
1232 # define DMA_IB_ENABLE (1 << 0)
1233 # define DMA_IB_SWAP_ENABLE (1 << 4)
1234 #define DMA_IB_RPTR 0xd028
1235 #define DMA_CNTL 0xd02c
1236 # define TRAP_ENABLE (1 << 0)
1237 # define SEM_INCOMPLETE_INT_ENABLE (1 << 1)
1238 # define SEM_WAIT_INT_ENABLE (1 << 2)
1239 # define DATA_SWAP_ENABLE (1 << 3)
1240 # define FENCE_SWAP_ENABLE (1 << 4)
1241 # define CTXEMPTY_INT_ENABLE (1 << 28)
1242 #define DMA_STATUS_REG 0xd034
1243 # define DMA_IDLE (1 << 0)
1244 #define DMA_TILING_CONFIG 0xd0b8
1246 #define DMA_PACKET(cmd, b, t, s, n) ((((cmd) & 0xF) << 28) | \
1247 (((b) & 0x1) << 26) | \
1248 (((t) & 0x1) << 23) | \
1249 (((s) & 0x1) << 22) | \
1250 (((n) & 0xFFFFF) << 0))
1252 #define DMA_IB_PACKET(cmd, vmid, n) ((((cmd) & 0xF) << 28) | \
1253 (((vmid) & 0xF) << 20) | \
1254 (((n) & 0xFFFFF) << 0))
1256 #define DMA_PTE_PDE_PACKET(n) ((2 << 28) | \
1259 (((n) & 0xFFFFF) << 0))
1261 /* async DMA Packet types */
1262 #define DMA_PACKET_WRITE 0x2
1263 #define DMA_PACKET_COPY 0x3
1264 #define DMA_PACKET_INDIRECT_BUFFER 0x4
1265 #define DMA_PACKET_SEMAPHORE 0x5
1266 #define DMA_PACKET_FENCE 0x6
1267 #define DMA_PACKET_TRAP 0x7
1268 #define DMA_PACKET_SRBM_WRITE 0x9
1269 #define DMA_PACKET_CONSTANT_FILL 0xd
1270 #define DMA_PACKET_NOP 0xf
projects / linux-2.6-block.git / blob