2 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 #ifndef __INTEL_DRV_H__
26 #define __INTEL_DRV_H__
28 #include <linux/async.h>
29 #include <linux/i2c.h>
30 #include <linux/hdmi.h>
31 #include <linux/sched/clock.h>
32 #include <drm/i915_drm.h>
34 #include <drm/drm_crtc.h>
35 #include <drm/drm_crtc_helper.h>
36 #include <drm/drm_encoder.h>
37 #include <drm/drm_fb_helper.h>
38 #include <drm/drm_dp_dual_mode_helper.h>
39 #include <drm/drm_dp_mst_helper.h>
40 #include <drm/drm_rect.h>
41 #include <drm/drm_atomic.h>
44 * __wait_for - magic wait macro
46 * Macro to help avoid open coding check/wait/timeout patterns. Note that it's
47 * important that we check the condition again after having timed out, since the
48 * timeout could be due to preemption or similar and we've never had a chance to
49 * check the condition before the timeout.
51 #define __wait_for(OP, COND, US, Wmin, Wmax) ({ \
52 unsigned long timeout__ = jiffies + usecs_to_jiffies(US) + 1; \
53 long wait__ = (Wmin); /* recommended min for usleep is 10 us */ \
57 bool expired__ = time_after(jiffies, timeout__); \
67 usleep_range(wait__, wait__ * 2); \
68 if (wait__ < (Wmax)) \
74 #define _wait_for(COND, US, Wmin, Wmax) __wait_for(, (COND), (US), (Wmin), \
76 #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 10, 1000)
78 /* If CONFIG_PREEMPT_COUNT is disabled, in_atomic() always reports false. */
79 #if defined(CONFIG_DRM_I915_DEBUG) && defined(CONFIG_PREEMPT_COUNT)
80 # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) WARN_ON_ONCE((ATOMIC) && !in_atomic())
82 # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) do { } while (0)
85 #define _wait_for_atomic(COND, US, ATOMIC) \
87 int cpu, ret, timeout = (US) * 1000; \
89 _WAIT_FOR_ATOMIC_CHECK(ATOMIC); \
92 cpu = smp_processor_id(); \
94 base = local_clock(); \
96 u64 now = local_clock(); \
103 if (now - base >= timeout) { \
110 if (unlikely(cpu != smp_processor_id())) { \
111 timeout -= now - base; \
112 cpu = smp_processor_id(); \
113 base = local_clock(); \
120 #define wait_for_us(COND, US) \
123 BUILD_BUG_ON(!__builtin_constant_p(US)); \
125 ret__ = _wait_for((COND), (US), 10, 10); \
127 ret__ = _wait_for_atomic((COND), (US), 0); \
131 #define wait_for_atomic_us(COND, US) \
133 BUILD_BUG_ON(!__builtin_constant_p(US)); \
134 BUILD_BUG_ON((US) > 50000); \
135 _wait_for_atomic((COND), (US), 1); \
138 #define wait_for_atomic(COND, MS) wait_for_atomic_us((COND), (MS) * 1000)
140 #define KHz(x) (1000 * (x))
141 #define MHz(x) KHz(1000 * (x))
144 * Display related stuff
147 /* store information about an Ixxx DVO */
148 /* The i830->i865 use multiple DVOs with multiple i2cs */
149 /* the i915, i945 have a single sDVO i2c bus - which is different */
150 #define MAX_OUTPUTS 6
151 /* maximum connectors per crtcs in the mode set */
153 /* Maximum cursor sizes */
154 #define GEN2_CURSOR_WIDTH 64
155 #define GEN2_CURSOR_HEIGHT 64
156 #define MAX_CURSOR_WIDTH 256
157 #define MAX_CURSOR_HEIGHT 256
159 #define INTEL_I2C_BUS_DVO 1
160 #define INTEL_I2C_BUS_SDVO 2
162 /* these are outputs from the chip - integrated only
163 external chips are via DVO or SDVO output */
164 enum intel_output_type {
165 INTEL_OUTPUT_UNUSED = 0,
166 INTEL_OUTPUT_ANALOG = 1,
167 INTEL_OUTPUT_DVO = 2,
168 INTEL_OUTPUT_SDVO = 3,
169 INTEL_OUTPUT_LVDS = 4,
170 INTEL_OUTPUT_TVOUT = 5,
171 INTEL_OUTPUT_HDMI = 6,
173 INTEL_OUTPUT_EDP = 8,
174 INTEL_OUTPUT_DSI = 9,
175 INTEL_OUTPUT_DDI = 10,
176 INTEL_OUTPUT_DP_MST = 11,
179 #define INTEL_DVO_CHIP_NONE 0
180 #define INTEL_DVO_CHIP_LVDS 1
181 #define INTEL_DVO_CHIP_TMDS 2
182 #define INTEL_DVO_CHIP_TVOUT 4
184 #define INTEL_DSI_VIDEO_MODE 0
185 #define INTEL_DSI_COMMAND_MODE 1
187 struct intel_framebuffer {
188 struct drm_framebuffer base;
189 struct drm_i915_gem_object *obj;
190 struct intel_rotation_info rot_info;
192 /* for each plane in the normal GTT view */
196 /* for each plane in the rotated GTT view */
199 unsigned int pitch; /* pixels */
204 struct drm_fb_helper helper;
205 struct intel_framebuffer *fb;
206 struct i915_vma *vma;
207 unsigned long vma_flags;
208 async_cookie_t cookie;
212 struct intel_encoder {
213 struct drm_encoder base;
215 enum intel_output_type type;
217 unsigned int cloneable;
218 bool (*hotplug)(struct intel_encoder *encoder,
219 struct intel_connector *connector);
220 enum intel_output_type (*compute_output_type)(struct intel_encoder *,
221 struct intel_crtc_state *,
222 struct drm_connector_state *);
223 bool (*compute_config)(struct intel_encoder *,
224 struct intel_crtc_state *,
225 struct drm_connector_state *);
226 void (*pre_pll_enable)(struct intel_encoder *,
227 const struct intel_crtc_state *,
228 const struct drm_connector_state *);
229 void (*pre_enable)(struct intel_encoder *,
230 const struct intel_crtc_state *,
231 const struct drm_connector_state *);
232 void (*enable)(struct intel_encoder *,
233 const struct intel_crtc_state *,
234 const struct drm_connector_state *);
235 void (*disable)(struct intel_encoder *,
236 const struct intel_crtc_state *,
237 const struct drm_connector_state *);
238 void (*post_disable)(struct intel_encoder *,
239 const struct intel_crtc_state *,
240 const struct drm_connector_state *);
241 void (*post_pll_disable)(struct intel_encoder *,
242 const struct intel_crtc_state *,
243 const struct drm_connector_state *);
244 /* Read out the current hw state of this connector, returning true if
245 * the encoder is active. If the encoder is enabled it also set the pipe
246 * it is connected to in the pipe parameter. */
247 bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe);
248 /* Reconstructs the equivalent mode flags for the current hardware
249 * state. This must be called _after_ display->get_pipe_config has
250 * pre-filled the pipe config. Note that intel_encoder->base.crtc must
251 * be set correctly before calling this function. */
252 void (*get_config)(struct intel_encoder *,
253 struct intel_crtc_state *pipe_config);
254 /* Returns a mask of power domains that need to be referenced as part
255 * of the hardware state readout code. */
256 u64 (*get_power_domains)(struct intel_encoder *encoder);
258 * Called during system suspend after all pending requests for the
259 * encoder are flushed (for example for DP AUX transactions) and
260 * device interrupts are disabled.
262 void (*suspend)(struct intel_encoder *);
264 enum hpd_pin hpd_pin;
265 enum intel_display_power_domain power_domain;
266 /* for communication with audio component; protected by av_mutex */
267 const struct drm_connector *audio_connector;
271 struct drm_display_mode *fixed_mode;
272 struct drm_display_mode *alt_fixed_mode;
273 struct drm_display_mode *downclock_mode;
282 bool combination_mode; /* gen 2/4 only */
284 bool alternate_pwm_increment; /* lpt+ */
287 bool util_pin_active_low; /* bxt+ */
288 u8 controller; /* bxt+ only */
289 struct pwm_device *pwm;
291 struct backlight_device *device;
293 /* Connector and platform specific backlight functions */
294 int (*setup)(struct intel_connector *connector, enum pipe pipe);
295 uint32_t (*get)(struct intel_connector *connector);
296 void (*set)(const struct drm_connector_state *conn_state, uint32_t level);
297 void (*disable)(const struct drm_connector_state *conn_state);
298 void (*enable)(const struct intel_crtc_state *crtc_state,
299 const struct drm_connector_state *conn_state);
300 uint32_t (*hz_to_pwm)(struct intel_connector *connector,
302 void (*power)(struct intel_connector *, bool enable);
307 * This structure serves as a translation layer between the generic HDCP code
308 * and the bus-specific code. What that means is that HDCP over HDMI differs
309 * from HDCP over DP, so to account for these differences, we need to
310 * communicate with the receiver through this shim.
312 * For completeness, the 2 buses differ in the following ways:
314 * HDCP registers on the receiver are set via DP AUX for DP, and
315 * they are set via DDC for HDMI.
316 * - Receiver register offsets
317 * The offsets of the registers are different for DP vs. HDMI
318 * - Receiver register masks/offsets
319 * For instance, the ready bit for the KSV fifo is in a different
320 * place on DP vs HDMI
321 * - Receiver register names
322 * Seriously. In the DP spec, the 16-bit register containing
323 * downstream information is called BINFO, on HDMI it's called
324 * BSTATUS. To confuse matters further, DP has a BSTATUS register
325 * with a completely different definition.
327 * On HDMI, the ksv fifo is read all at once, whereas on DP it must
328 * be read 3 keys at a time
330 * Since Aksv is hidden in hardware, there's different procedures
331 * to send it over DP AUX vs DDC
333 struct intel_hdcp_shim {
334 /* Outputs the transmitter's An and Aksv values to the receiver. */
335 int (*write_an_aksv)(struct intel_digital_port *intel_dig_port, u8 *an);
337 /* Reads the receiver's key selection vector */
338 int (*read_bksv)(struct intel_digital_port *intel_dig_port, u8 *bksv);
341 * Reads BINFO from DP receivers and BSTATUS from HDMI receivers. The
342 * definitions are the same in the respective specs, but the names are
343 * different. Call it BSTATUS since that's the name the HDMI spec
344 * uses and it was there first.
346 int (*read_bstatus)(struct intel_digital_port *intel_dig_port,
349 /* Determines whether a repeater is present downstream */
350 int (*repeater_present)(struct intel_digital_port *intel_dig_port,
351 bool *repeater_present);
353 /* Reads the receiver's Ri' value */
354 int (*read_ri_prime)(struct intel_digital_port *intel_dig_port, u8 *ri);
356 /* Determines if the receiver's KSV FIFO is ready for consumption */
357 int (*read_ksv_ready)(struct intel_digital_port *intel_dig_port,
360 /* Reads the ksv fifo for num_downstream devices */
361 int (*read_ksv_fifo)(struct intel_digital_port *intel_dig_port,
362 int num_downstream, u8 *ksv_fifo);
364 /* Reads a 32-bit part of V' from the receiver */
365 int (*read_v_prime_part)(struct intel_digital_port *intel_dig_port,
368 /* Enables HDCP signalling on the port */
369 int (*toggle_signalling)(struct intel_digital_port *intel_dig_port,
372 /* Ensures the link is still protected */
373 bool (*check_link)(struct intel_digital_port *intel_dig_port);
375 /* Detects panel's hdcp capability. This is optional for HDMI. */
376 int (*hdcp_capable)(struct intel_digital_port *intel_dig_port,
380 struct intel_connector {
381 struct drm_connector base;
383 * The fixed encoder this connector is connected to.
385 struct intel_encoder *encoder;
387 /* ACPI device id for ACPI and driver cooperation */
390 /* Reads out the current hw, returning true if the connector is enabled
391 * and active (i.e. dpms ON state). */
392 bool (*get_hw_state)(struct intel_connector *);
394 /* Panel info for eDP and LVDS */
395 struct intel_panel panel;
397 /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */
399 struct edid *detect_edid;
401 /* since POLL and HPD connectors may use the same HPD line keep the native
402 state of connector->polled in case hotplug storm detection changes it */
405 void *port; /* store this opaque as its illegal to dereference it */
407 struct intel_dp *mst_port;
409 /* Work struct to schedule a uevent on link train failure */
410 struct work_struct modeset_retry_work;
412 const struct intel_hdcp_shim *hdcp_shim;
413 struct mutex hdcp_mutex;
414 uint64_t hdcp_value; /* protected by hdcp_mutex */
415 struct delayed_work hdcp_check_work;
416 struct work_struct hdcp_prop_work;
419 struct intel_digital_connector_state {
420 struct drm_connector_state base;
422 enum hdmi_force_audio force_audio;
426 #define to_intel_digital_connector_state(x) container_of(x, struct intel_digital_connector_state, base)
440 struct intel_atomic_state {
441 struct drm_atomic_state base;
445 * Logical state of cdclk (used for all scaling, watermark,
446 * etc. calculations and checks). This is computed as if all
447 * enabled crtcs were active.
449 struct intel_cdclk_state logical;
452 * Actual state of cdclk, can be different from the logical
453 * state only when all crtc's are DPMS off.
455 struct intel_cdclk_state actual;
458 bool dpll_set, modeset;
461 * Does this transaction change the pipes that are active? This mask
462 * tracks which CRTC's have changed their active state at the end of
463 * the transaction (not counting the temporary disable during modesets).
464 * This mask should only be non-zero when intel_state->modeset is true,
465 * but the converse is not necessarily true; simply changing a mode may
466 * not flip the final active status of any CRTC's
468 unsigned int active_pipe_changes;
470 unsigned int active_crtcs;
471 /* minimum acceptable cdclk for each pipe */
472 int min_cdclk[I915_MAX_PIPES];
473 /* minimum acceptable voltage level for each pipe */
474 u8 min_voltage_level[I915_MAX_PIPES];
476 struct intel_shared_dpll_state shared_dpll[I915_NUM_PLLS];
479 * Current watermarks can't be trusted during hardware readout, so
480 * don't bother calculating intermediate watermarks.
482 bool skip_intermediate_wm;
485 struct skl_ddb_values wm_results;
487 struct i915_sw_fence commit_ready;
489 struct llist_node freed;
492 struct intel_plane_state {
493 struct drm_plane_state base;
494 struct i915_vma *vma;
496 #define PLANE_HAS_FENCE BIT(0)
507 /* plane control register */
510 /* plane color control register */
515 * = -1 : not using a scaler
516 * >= 0 : using a scalers
518 * plane requiring a scaler:
519 * - During check_plane, its bit is set in
520 * crtc_state->scaler_state.scaler_users by calling helper function
521 * update_scaler_plane.
522 * - scaler_id indicates the scaler it got assigned.
524 * plane doesn't require a scaler:
525 * - this can happen when scaling is no more required or plane simply
527 * - During check_plane, corresponding bit is reset in
528 * crtc_state->scaler_state.scaler_users by calling helper function
529 * update_scaler_plane.
533 struct drm_intel_sprite_colorkey ckey;
536 struct intel_initial_plane_config {
537 struct intel_framebuffer *fb;
543 #define SKL_MIN_SRC_W 8
544 #define SKL_MAX_SRC_W 4096
545 #define SKL_MIN_SRC_H 8
546 #define SKL_MAX_SRC_H 4096
547 #define SKL_MIN_DST_W 8
548 #define SKL_MAX_DST_W 4096
549 #define SKL_MIN_DST_H 8
550 #define SKL_MAX_DST_H 4096
551 #define ICL_MAX_SRC_W 5120
552 #define ICL_MAX_SRC_H 4096
553 #define ICL_MAX_DST_W 5120
554 #define ICL_MAX_DST_H 4096
555 #define SKL_MIN_YUV_420_SRC_W 16
556 #define SKL_MIN_YUV_420_SRC_H 16
558 struct intel_scaler {
563 struct intel_crtc_scaler_state {
564 #define SKL_NUM_SCALERS 2
565 struct intel_scaler scalers[SKL_NUM_SCALERS];
568 * scaler_users: keeps track of users requesting scalers on this crtc.
570 * If a bit is set, a user is using a scaler.
571 * Here user can be a plane or crtc as defined below:
572 * bits 0-30 - plane (bit position is index from drm_plane_index)
575 * Instead of creating a new index to cover planes and crtc, using
576 * existing drm_plane_index for planes which is well less than 31
577 * planes and bit 31 for crtc. This should be fine to cover all
580 * intel_atomic_setup_scalers will setup available scalers to users
581 * requesting scalers. It will gracefully fail if request exceeds
584 #define SKL_CRTC_INDEX 31
585 unsigned scaler_users;
587 /* scaler used by crtc for panel fitting purpose */
591 /* drm_mode->private_flags */
592 #define I915_MODE_FLAG_INHERITED 1
593 /* Flag to get scanline using frame time stamps */
594 #define I915_MODE_FLAG_GET_SCANLINE_FROM_TIMESTAMP (1<<1)
596 struct intel_pipe_wm {
597 struct intel_wm_level wm[5];
601 bool sprites_enabled;
605 struct skl_plane_wm {
606 struct skl_wm_level wm[8];
607 struct skl_wm_level uv_wm[8];
608 struct skl_wm_level trans_wm;
613 struct skl_plane_wm planes[I915_MAX_PLANES];
620 VLV_WM_LEVEL_DDR_DVFS,
624 struct vlv_wm_state {
625 struct g4x_pipe_wm wm[NUM_VLV_WM_LEVELS];
626 struct g4x_sr_wm sr[NUM_VLV_WM_LEVELS];
631 struct vlv_fifo_state {
632 u16 plane[I915_MAX_PLANES];
642 struct g4x_wm_state {
643 struct g4x_pipe_wm wm;
645 struct g4x_sr_wm hpll;
651 struct intel_crtc_wm_state {
655 * Intermediate watermarks; these can be
656 * programmed immediately since they satisfy
657 * both the current configuration we're
658 * switching away from and the new
659 * configuration we're switching to.
661 struct intel_pipe_wm intermediate;
664 * Optimal watermarks, programmed post-vblank
665 * when this state is committed.
667 struct intel_pipe_wm optimal;
671 /* gen9+ only needs 1-step wm programming */
672 struct skl_pipe_wm optimal;
673 struct skl_ddb_entry ddb;
677 /* "raw" watermarks (not inverted) */
678 struct g4x_pipe_wm raw[NUM_VLV_WM_LEVELS];
679 /* intermediate watermarks (inverted) */
680 struct vlv_wm_state intermediate;
681 /* optimal watermarks (inverted) */
682 struct vlv_wm_state optimal;
683 /* display FIFO split */
684 struct vlv_fifo_state fifo_state;
688 /* "raw" watermarks */
689 struct g4x_pipe_wm raw[NUM_G4X_WM_LEVELS];
690 /* intermediate watermarks */
691 struct g4x_wm_state intermediate;
692 /* optimal watermarks */
693 struct g4x_wm_state optimal;
698 * Platforms with two-step watermark programming will need to
699 * update watermark programming post-vblank to switch from the
700 * safe intermediate watermarks to the optimal final
703 bool need_postvbl_update;
706 struct intel_crtc_state {
707 struct drm_crtc_state base;
710 * quirks - bitfield with hw state readout quirks
712 * For various reasons the hw state readout code might not be able to
713 * completely faithfully read out the current state. These cases are
714 * tracked with quirk flags so that fastboot and state checker can act
717 #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */
718 unsigned long quirks;
720 unsigned fb_bits; /* framebuffers to flip */
721 bool update_pipe; /* can a fast modeset be performed? */
723 bool update_wm_pre, update_wm_post; /* watermarks are updated */
724 bool fb_changed; /* fb on any of the planes is changed */
725 bool fifo_changed; /* FIFO split is changed */
727 /* Pipe source size (ie. panel fitter input size)
728 * All planes will be positioned inside this space,
729 * and get clipped at the edges. */
730 int pipe_src_w, pipe_src_h;
733 * Pipe pixel rate, adjusted for
734 * panel fitter/pipe scaler downscaling.
736 unsigned int pixel_rate;
738 /* Whether to set up the PCH/FDI. Note that we never allow sharing
739 * between pch encoders and cpu encoders. */
740 bool has_pch_encoder;
742 /* Are we sending infoframes on the attached port */
745 /* CPU Transcoder for the pipe. Currently this can only differ from the
746 * pipe on Haswell and later (where we have a special eDP transcoder)
747 * and Broxton (where we have special DSI transcoders). */
748 enum transcoder cpu_transcoder;
751 * Use reduced/limited/broadcast rbg range, compressing from the full
752 * range fed into the crtcs.
754 bool limited_color_range;
756 /* Bitmask of encoder types (enum intel_output_type)
757 * driven by the pipe.
759 unsigned int output_types;
761 /* Whether we should send NULL infoframes. Required for audio. */
764 /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or
765 * has_dp_encoder is set. */
769 * Enable dithering, used when the selected pipe bpp doesn't match the
775 * Dither gets enabled for 18bpp which causes CRC mismatch errors for
776 * compliance video pattern tests.
777 * Disable dither only if it is a compliance test request for
780 bool dither_force_disable;
782 /* Controls for the clock computation, to override various stages. */
785 /* SDVO TV has a bunch of special case. To make multifunction encoders
786 * work correctly, we need to track this at runtime.*/
790 * crtc bandwidth limit, don't increase pipe bpp or clock if not really
791 * required. This is set in the 2nd loop of calling encoder's
792 * ->compute_config if the first pick doesn't work out.
796 /* Settings for the intel dpll used on pretty much everything but
800 /* Selected dpll when shared or NULL. */
801 struct intel_shared_dpll *shared_dpll;
803 /* Actual register state of the dpll, for shared dpll cross-checking. */
804 struct intel_dpll_hw_state dpll_hw_state;
806 /* DSI PLL registers */
812 struct intel_link_m_n dp_m_n;
814 /* m2_n2 for eDP downclock */
815 struct intel_link_m_n dp_m2_n2;
822 * Frequence the dpll for the port should run at. Differs from the
823 * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also
824 * already multiplied by pixel_multiplier.
828 /* Used by SDVO (and if we ever fix it, HDMI). */
829 unsigned pixel_multiplier;
834 * Used by platforms having DP/HDMI PHY with programmable lane
835 * latency optimization.
837 uint8_t lane_lat_optim_mask;
839 /* minimum acceptable voltage level */
840 u8 min_voltage_level;
842 /* Panel fitter controls for gen2-gen4 + VLV */
846 u32 lvds_border_bits;
849 /* Panel fitter placement and size for Ironlake+ */
857 /* FDI configuration, only valid if has_pch_encoder is set. */
859 struct intel_link_m_n fdi_m_n;
862 bool ips_force_disable;
870 struct intel_crtc_scaler_state scaler_state;
872 /* w/a for waiting 2 vblanks during crtc enable */
873 enum pipe hsw_workaround_pipe;
875 /* IVB sprite scaling w/a (WaCxSRDisabledForSpriteScaling:ivb) */
878 struct intel_crtc_wm_state wm;
880 /* Gamma mode programmed on the pipe */
883 /* bitmask of visible planes (enum plane_id) */
886 /* HDMI scrambling status */
887 bool hdmi_scrambling;
889 /* HDMI High TMDS char rate ratio */
890 bool hdmi_high_tmds_clock_ratio;
892 /* output format is YCBCR 4:2:0 */
897 struct drm_crtc base;
900 * Whether the crtc and the connected output pipeline is active. Implies
901 * that crtc->enabled is set, i.e. the current mode configuration has
902 * some outputs connected to this crtc.
906 unsigned long long enabled_power_domains;
907 struct intel_overlay *overlay;
909 struct intel_crtc_state *config;
911 /* global reset count when the last flip was submitted */
912 unsigned int reset_count;
914 /* Access to these should be protected by dev_priv->irq_lock. */
915 bool cpu_fifo_underrun_disabled;
916 bool pch_fifo_underrun_disabled;
918 /* per-pipe watermark state */
920 /* watermarks currently being used */
922 struct intel_pipe_wm ilk;
923 struct vlv_wm_state vlv;
924 struct g4x_wm_state g4x;
931 unsigned start_vbl_count;
932 ktime_t start_vbl_time;
933 int min_vbl, max_vbl;
937 /* scalers available on this crtc */
942 struct drm_plane base;
943 enum i9xx_plane_id i9xx_plane;
949 uint32_t frontbuffer_bit;
952 u32 base, cntl, size;
956 * NOTE: Do not place new plane state fields here (e.g., when adding
957 * new plane properties). New runtime state should now be placed in
958 * the intel_plane_state structure and accessed via plane_state.
961 void (*update_plane)(struct intel_plane *plane,
962 const struct intel_crtc_state *crtc_state,
963 const struct intel_plane_state *plane_state);
964 void (*disable_plane)(struct intel_plane *plane,
965 struct intel_crtc *crtc);
966 bool (*get_hw_state)(struct intel_plane *plane);
967 int (*check_plane)(struct intel_plane *plane,
968 struct intel_crtc_state *crtc_state,
969 struct intel_plane_state *state);
972 struct intel_watermark_params {
980 struct cxsr_latency {
986 u16 display_hpll_disable;
988 u16 cursor_hpll_disable;
991 #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base)
992 #define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
993 #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base)
994 #define to_intel_connector(x) container_of(x, struct intel_connector, base)
995 #define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
996 #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
997 #define to_intel_plane(x) container_of(x, struct intel_plane, base)
998 #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base)
999 #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL)
1002 i915_reg_t hdmi_reg;
1005 enum drm_dp_dual_mode_type type;
1010 bool rgb_quant_range_selectable;
1011 struct intel_connector *attached_connector;
1014 struct intel_dp_mst_encoder;
1015 #define DP_MAX_DOWNSTREAM_PORTS 0x10
1018 * enum link_m_n_set:
1019 * When platform provides two set of M_N registers for dp, we can
1020 * program them and switch between them incase of DRRS.
1021 * But When only one such register is provided, we have to program the
1022 * required divider value on that registers itself based on the DRRS state.
1024 * M1_N1 : Program dp_m_n on M1_N1 registers
1025 * dp_m2_n2 on M2_N2 registers (If supported)
1027 * M2_N2 : Program dp_m2_n2 on M1_N1 registers
1028 * M2_N2 registers are not supported
1032 /* Sets the m1_n1 and m2_n2 */
1037 struct intel_dp_compliance_data {
1039 uint8_t video_pattern;
1040 uint16_t hdisplay, vdisplay;
1044 struct intel_dp_compliance {
1045 unsigned long test_type;
1046 struct intel_dp_compliance_data test_data;
1053 i915_reg_t output_reg;
1062 bool reset_link_params;
1064 uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
1065 uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE];
1066 uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS];
1067 uint8_t edp_dpcd[EDP_DISPLAY_CTL_CAP_SIZE];
1069 int num_source_rates;
1070 const int *source_rates;
1071 /* sink rates as reported by DP_MAX_LINK_RATE/DP_SUPPORTED_LINK_RATES */
1073 int sink_rates[DP_MAX_SUPPORTED_RATES];
1074 bool use_rate_select;
1075 /* intersection of source and sink rates */
1076 int num_common_rates;
1077 int common_rates[DP_MAX_SUPPORTED_RATES];
1078 /* Max lane count for the current link */
1079 int max_link_lane_count;
1080 /* Max rate for the current link */
1082 /* sink or branch descriptor */
1083 struct drm_dp_desc desc;
1084 struct drm_dp_aux aux;
1085 enum intel_display_power_domain aux_power_domain;
1086 uint8_t train_set[4];
1087 int panel_power_up_delay;
1088 int panel_power_down_delay;
1089 int panel_power_cycle_delay;
1090 int backlight_on_delay;
1091 int backlight_off_delay;
1092 struct delayed_work panel_vdd_work;
1093 bool want_panel_vdd;
1094 unsigned long last_power_on;
1095 unsigned long last_backlight_off;
1096 ktime_t panel_power_off_time;
1098 struct notifier_block edp_notifier;
1101 * Pipe whose power sequencer is currently locked into
1102 * this port. Only relevant on VLV/CHV.
1106 * Pipe currently driving the port. Used for preventing
1107 * the use of the PPS for any pipe currentrly driving
1108 * external DP as that will mess things up on VLV.
1110 enum pipe active_pipe;
1112 * Set if the sequencer may be reset due to a power transition,
1113 * requiring a reinitialization. Only relevant on BXT.
1116 struct edp_power_seq pps_delays;
1118 bool can_mst; /* this port supports mst */
1120 int active_mst_links;
1121 /* connector directly attached - won't be use for modeset in mst world */
1122 struct intel_connector *attached_connector;
1124 /* mst connector list */
1125 struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES];
1126 struct drm_dp_mst_topology_mgr mst_mgr;
1128 uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index);
1130 * This function returns the value we have to program the AUX_CTL
1131 * register with to kick off an AUX transaction.
1133 uint32_t (*get_aux_send_ctl)(struct intel_dp *dp,
1136 uint32_t aux_clock_divider);
1138 i915_reg_t (*aux_ch_ctl_reg)(struct intel_dp *dp);
1139 i915_reg_t (*aux_ch_data_reg)(struct intel_dp *dp, int index);
1141 /* This is called before a link training is starterd */
1142 void (*prepare_link_retrain)(struct intel_dp *intel_dp);
1144 /* Displayport compliance testing */
1145 struct intel_dp_compliance compliance;
1148 struct intel_lspcon {
1150 enum drm_lspcon_mode mode;
1153 struct intel_digital_port {
1154 struct intel_encoder base;
1155 u32 saved_port_bits;
1157 struct intel_hdmi hdmi;
1158 struct intel_lspcon lspcon;
1159 enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool);
1160 bool release_cl2_override;
1162 enum intel_display_power_domain ddi_io_power_domain;
1164 void (*write_infoframe)(struct drm_encoder *encoder,
1165 const struct intel_crtc_state *crtc_state,
1167 const void *frame, ssize_t len);
1168 void (*set_infoframes)(struct drm_encoder *encoder,
1170 const struct intel_crtc_state *crtc_state,
1171 const struct drm_connector_state *conn_state);
1172 bool (*infoframe_enabled)(struct drm_encoder *encoder,
1173 const struct intel_crtc_state *pipe_config);
1176 struct intel_dp_mst_encoder {
1177 struct intel_encoder base;
1179 struct intel_digital_port *primary;
1180 struct intel_connector *connector;
1183 static inline enum dpio_channel
1184 vlv_dport_to_channel(struct intel_digital_port *dport)
1186 switch (dport->base.port) {
1197 static inline enum dpio_phy
1198 vlv_dport_to_phy(struct intel_digital_port *dport)
1200 switch (dport->base.port) {
1211 static inline enum dpio_channel
1212 vlv_pipe_to_channel(enum pipe pipe)
1225 static inline struct intel_crtc *
1226 intel_get_crtc_for_pipe(struct drm_i915_private *dev_priv, enum pipe pipe)
1228 return dev_priv->pipe_to_crtc_mapping[pipe];
1231 static inline struct intel_crtc *
1232 intel_get_crtc_for_plane(struct drm_i915_private *dev_priv, enum i9xx_plane_id plane)
1234 return dev_priv->plane_to_crtc_mapping[plane];
1237 struct intel_load_detect_pipe {
1238 struct drm_atomic_state *restore_state;
1241 static inline struct intel_encoder *
1242 intel_attached_encoder(struct drm_connector *connector)
1244 return to_intel_connector(connector)->encoder;
1247 static inline struct intel_digital_port *
1248 enc_to_dig_port(struct drm_encoder *encoder)
1250 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
1252 switch (intel_encoder->type) {
1253 case INTEL_OUTPUT_DDI:
1254 WARN_ON(!HAS_DDI(to_i915(encoder->dev)));
1255 case INTEL_OUTPUT_DP:
1256 case INTEL_OUTPUT_EDP:
1257 case INTEL_OUTPUT_HDMI:
1258 return container_of(encoder, struct intel_digital_port,
1265 static inline struct intel_dp_mst_encoder *
1266 enc_to_mst(struct drm_encoder *encoder)
1268 return container_of(encoder, struct intel_dp_mst_encoder, base.base);
1271 static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder)
1273 return &enc_to_dig_port(encoder)->dp;
1276 static inline struct intel_digital_port *
1277 dp_to_dig_port(struct intel_dp *intel_dp)
1279 return container_of(intel_dp, struct intel_digital_port, dp);
1282 static inline struct intel_lspcon *
1283 dp_to_lspcon(struct intel_dp *intel_dp)
1285 return &dp_to_dig_port(intel_dp)->lspcon;
1288 static inline struct intel_digital_port *
1289 hdmi_to_dig_port(struct intel_hdmi *intel_hdmi)
1291 return container_of(intel_hdmi, struct intel_digital_port, hdmi);
1294 static inline struct intel_plane_state *
1295 intel_atomic_get_new_plane_state(struct intel_atomic_state *state,
1296 struct intel_plane *plane)
1298 return to_intel_plane_state(drm_atomic_get_new_plane_state(&state->base,
1302 static inline struct intel_crtc_state *
1303 intel_atomic_get_old_crtc_state(struct intel_atomic_state *state,
1304 struct intel_crtc *crtc)
1306 return to_intel_crtc_state(drm_atomic_get_old_crtc_state(&state->base,
1310 static inline struct intel_crtc_state *
1311 intel_atomic_get_new_crtc_state(struct intel_atomic_state *state,
1312 struct intel_crtc *crtc)
1314 return to_intel_crtc_state(drm_atomic_get_new_crtc_state(&state->base,
1318 /* intel_fifo_underrun.c */
1319 bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv,
1320 enum pipe pipe, bool enable);
1321 bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv,
1322 enum pipe pch_transcoder,
1324 void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,
1326 void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv,
1327 enum pipe pch_transcoder);
1328 void intel_check_cpu_fifo_underruns(struct drm_i915_private *dev_priv);
1329 void intel_check_pch_fifo_underruns(struct drm_i915_private *dev_priv);
1332 void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask);
1333 void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask);
1334 void gen6_mask_pm_irq(struct drm_i915_private *dev_priv, u32 mask);
1335 void gen6_unmask_pm_irq(struct drm_i915_private *dev_priv, u32 mask);
1336 void gen11_reset_rps_interrupts(struct drm_i915_private *dev_priv);
1337 void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv);
1338 void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv);
1339 void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv);
1341 static inline u32 gen6_sanitize_rps_pm_mask(const struct drm_i915_private *i915,
1344 return mask & ~i915->gt_pm.rps.pm_intrmsk_mbz;
1347 void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv);
1348 void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv);
1349 static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv)
1352 * We only use drm_irq_uninstall() at unload and VT switch, so
1353 * this is the only thing we need to check.
1355 return dev_priv->runtime_pm.irqs_enabled;
1358 int intel_get_crtc_scanline(struct intel_crtc *crtc);
1359 void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
1361 void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv,
1363 void gen9_reset_guc_interrupts(struct drm_i915_private *dev_priv);
1364 void gen9_enable_guc_interrupts(struct drm_i915_private *dev_priv);
1365 void gen9_disable_guc_interrupts(struct drm_i915_private *dev_priv);
1368 void intel_crt_init(struct drm_i915_private *dev_priv);
1369 void intel_crt_reset(struct drm_encoder *encoder);
1372 void intel_ddi_fdi_post_disable(struct intel_encoder *intel_encoder,
1373 const struct intel_crtc_state *old_crtc_state,
1374 const struct drm_connector_state *old_conn_state);
1375 void hsw_fdi_link_train(struct intel_crtc *crtc,
1376 const struct intel_crtc_state *crtc_state);
1377 void intel_ddi_init(struct drm_i915_private *dev_priv, enum port port);
1378 bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe);
1379 void intel_ddi_enable_transcoder_func(const struct intel_crtc_state *crtc_state);
1380 void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,
1381 enum transcoder cpu_transcoder);
1382 void intel_ddi_enable_pipe_clock(const struct intel_crtc_state *crtc_state);
1383 void intel_ddi_disable_pipe_clock(const struct intel_crtc_state *crtc_state);
1384 struct intel_encoder *
1385 intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state);
1386 void intel_ddi_set_pipe_settings(const struct intel_crtc_state *crtc_state);
1387 void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp);
1388 bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector);
1389 void intel_ddi_get_config(struct intel_encoder *encoder,
1390 struct intel_crtc_state *pipe_config);
1392 void intel_ddi_set_vc_payload_alloc(const struct intel_crtc_state *crtc_state,
1394 void intel_ddi_compute_min_voltage_level(struct drm_i915_private *dev_priv,
1395 struct intel_crtc_state *crtc_state);
1396 u32 bxt_signal_levels(struct intel_dp *intel_dp);
1397 uint32_t ddi_signal_levels(struct intel_dp *intel_dp);
1398 u8 intel_ddi_dp_voltage_max(struct intel_encoder *encoder);
1399 int intel_ddi_toggle_hdcp_signalling(struct intel_encoder *intel_encoder,
1402 unsigned int intel_fb_align_height(const struct drm_framebuffer *fb,
1403 int plane, unsigned int height);
1406 void intel_init_audio_hooks(struct drm_i915_private *dev_priv);
1407 void intel_audio_codec_enable(struct intel_encoder *encoder,
1408 const struct intel_crtc_state *crtc_state,
1409 const struct drm_connector_state *conn_state);
1410 void intel_audio_codec_disable(struct intel_encoder *encoder,
1411 const struct intel_crtc_state *old_crtc_state,
1412 const struct drm_connector_state *old_conn_state);
1413 void i915_audio_component_init(struct drm_i915_private *dev_priv);
1414 void i915_audio_component_cleanup(struct drm_i915_private *dev_priv);
1415 void intel_audio_init(struct drm_i915_private *dev_priv);
1416 void intel_audio_deinit(struct drm_i915_private *dev_priv);
1419 int intel_crtc_compute_min_cdclk(const struct intel_crtc_state *crtc_state);
1420 void skl_init_cdclk(struct drm_i915_private *dev_priv);
1421 void skl_uninit_cdclk(struct drm_i915_private *dev_priv);
1422 void cnl_init_cdclk(struct drm_i915_private *dev_priv);
1423 void cnl_uninit_cdclk(struct drm_i915_private *dev_priv);
1424 void bxt_init_cdclk(struct drm_i915_private *dev_priv);
1425 void bxt_uninit_cdclk(struct drm_i915_private *dev_priv);
1426 void icl_init_cdclk(struct drm_i915_private *dev_priv);
1427 void icl_uninit_cdclk(struct drm_i915_private *dev_priv);
1428 void intel_init_cdclk_hooks(struct drm_i915_private *dev_priv);
1429 void intel_update_max_cdclk(struct drm_i915_private *dev_priv);
1430 void intel_update_cdclk(struct drm_i915_private *dev_priv);
1431 void intel_update_rawclk(struct drm_i915_private *dev_priv);
1432 bool intel_cdclk_needs_modeset(const struct intel_cdclk_state *a,
1433 const struct intel_cdclk_state *b);
1434 bool intel_cdclk_changed(const struct intel_cdclk_state *a,
1435 const struct intel_cdclk_state *b);
1436 void intel_set_cdclk(struct drm_i915_private *dev_priv,
1437 const struct intel_cdclk_state *cdclk_state);
1438 void intel_dump_cdclk_state(const struct intel_cdclk_state *cdclk_state,
1439 const char *context);
1441 /* intel_display.c */
1442 void i830_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe);
1443 void i830_disable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe);
1444 enum pipe intel_crtc_pch_transcoder(struct intel_crtc *crtc);
1445 void intel_update_rawclk(struct drm_i915_private *dev_priv);
1446 int vlv_get_hpll_vco(struct drm_i915_private *dev_priv);
1447 int vlv_get_cck_clock(struct drm_i915_private *dev_priv,
1448 const char *name, u32 reg, int ref_freq);
1449 int vlv_get_cck_clock_hpll(struct drm_i915_private *dev_priv,
1450 const char *name, u32 reg);
1451 void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv);
1452 void lpt_disable_iclkip(struct drm_i915_private *dev_priv);
1453 void intel_init_display_hooks(struct drm_i915_private *dev_priv);
1454 unsigned int intel_fb_xy_to_linear(int x, int y,
1455 const struct intel_plane_state *state,
1457 void intel_add_fb_offsets(int *x, int *y,
1458 const struct intel_plane_state *state, int plane);
1459 unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info);
1460 bool intel_has_pending_fb_unpin(struct drm_i915_private *dev_priv);
1461 void intel_mark_busy(struct drm_i915_private *dev_priv);
1462 void intel_mark_idle(struct drm_i915_private *dev_priv);
1463 int intel_display_suspend(struct drm_device *dev);
1464 void intel_pps_unlock_regs_wa(struct drm_i915_private *dev_priv);
1465 void intel_encoder_destroy(struct drm_encoder *encoder);
1466 int intel_connector_init(struct intel_connector *);
1467 struct intel_connector *intel_connector_alloc(void);
1468 void intel_connector_free(struct intel_connector *connector);
1469 bool intel_connector_get_hw_state(struct intel_connector *connector);
1470 void intel_connector_attach_encoder(struct intel_connector *connector,
1471 struct intel_encoder *encoder);
1472 struct drm_display_mode *
1473 intel_encoder_current_mode(struct intel_encoder *encoder);
1475 enum pipe intel_get_pipe_from_connector(struct intel_connector *connector);
1476 int intel_get_pipe_from_crtc_id_ioctl(struct drm_device *dev, void *data,
1477 struct drm_file *file_priv);
1478 enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
1481 intel_crtc_has_type(const struct intel_crtc_state *crtc_state,
1482 enum intel_output_type type)
1484 return crtc_state->output_types & (1 << type);
1487 intel_crtc_has_dp_encoder(const struct intel_crtc_state *crtc_state)
1489 return crtc_state->output_types &
1490 ((1 << INTEL_OUTPUT_DP) |
1491 (1 << INTEL_OUTPUT_DP_MST) |
1492 (1 << INTEL_OUTPUT_EDP));
1495 intel_wait_for_vblank(struct drm_i915_private *dev_priv, enum pipe pipe)
1497 drm_wait_one_vblank(&dev_priv->drm, pipe);
1500 intel_wait_for_vblank_if_active(struct drm_i915_private *dev_priv, int pipe)
1502 const struct intel_crtc *crtc = intel_get_crtc_for_pipe(dev_priv, pipe);
1505 intel_wait_for_vblank(dev_priv, pipe);
1508 u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc);
1510 int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp);
1511 void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
1512 struct intel_digital_port *dport,
1513 unsigned int expected_mask);
1514 int intel_get_load_detect_pipe(struct drm_connector *connector,
1515 const struct drm_display_mode *mode,
1516 struct intel_load_detect_pipe *old,
1517 struct drm_modeset_acquire_ctx *ctx);
1518 void intel_release_load_detect_pipe(struct drm_connector *connector,
1519 struct intel_load_detect_pipe *old,
1520 struct drm_modeset_acquire_ctx *ctx);
1522 intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb,
1523 unsigned int rotation,
1525 unsigned long *out_flags);
1526 void intel_unpin_fb_vma(struct i915_vma *vma, unsigned long flags);
1527 struct drm_framebuffer *
1528 intel_framebuffer_create(struct drm_i915_gem_object *obj,
1529 struct drm_mode_fb_cmd2 *mode_cmd);
1530 int intel_prepare_plane_fb(struct drm_plane *plane,
1531 struct drm_plane_state *new_state);
1532 void intel_cleanup_plane_fb(struct drm_plane *plane,
1533 struct drm_plane_state *old_state);
1534 int intel_plane_atomic_get_property(struct drm_plane *plane,
1535 const struct drm_plane_state *state,
1536 struct drm_property *property,
1538 int intel_plane_atomic_set_property(struct drm_plane *plane,
1539 struct drm_plane_state *state,
1540 struct drm_property *property,
1542 int intel_plane_atomic_calc_changes(const struct intel_crtc_state *old_crtc_state,
1543 struct drm_crtc_state *crtc_state,
1544 const struct intel_plane_state *old_plane_state,
1545 struct drm_plane_state *plane_state);
1547 void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1550 int vlv_force_pll_on(struct drm_i915_private *dev_priv, enum pipe pipe,
1551 const struct dpll *dpll);
1552 void vlv_force_pll_off(struct drm_i915_private *dev_priv, enum pipe pipe);
1553 int lpt_get_iclkip(struct drm_i915_private *dev_priv);
1555 /* modesetting asserts */
1556 void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1558 void assert_pll(struct drm_i915_private *dev_priv,
1559 enum pipe pipe, bool state);
1560 #define assert_pll_enabled(d, p) assert_pll(d, p, true)
1561 #define assert_pll_disabled(d, p) assert_pll(d, p, false)
1562 void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state);
1563 #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1564 #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1565 void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1566 enum pipe pipe, bool state);
1567 #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true)
1568 #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false)
1569 void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state);
1570 #define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
1571 #define assert_pipe_disabled(d, p) assert_pipe(d, p, false)
1572 u32 intel_compute_tile_offset(int *x, int *y,
1573 const struct intel_plane_state *state, int plane);
1574 void intel_prepare_reset(struct drm_i915_private *dev_priv);
1575 void intel_finish_reset(struct drm_i915_private *dev_priv);
1576 void hsw_enable_pc8(struct drm_i915_private *dev_priv);
1577 void hsw_disable_pc8(struct drm_i915_private *dev_priv);
1578 void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv);
1579 void bxt_enable_dc9(struct drm_i915_private *dev_priv);
1580 void bxt_disable_dc9(struct drm_i915_private *dev_priv);
1581 void gen9_enable_dc5(struct drm_i915_private *dev_priv);
1582 unsigned int skl_cdclk_get_vco(unsigned int freq);
1583 void skl_enable_dc6(struct drm_i915_private *dev_priv);
1584 void skl_disable_dc6(struct drm_i915_private *dev_priv);
1585 void intel_dp_get_m_n(struct intel_crtc *crtc,
1586 struct intel_crtc_state *pipe_config);
1587 void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n);
1588 int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n);
1589 bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock,
1590 struct dpll *best_clock);
1591 int chv_calc_dpll_params(int refclk, struct dpll *pll_clock);
1593 bool intel_crtc_active(struct intel_crtc *crtc);
1594 bool hsw_crtc_state_ips_capable(const struct intel_crtc_state *crtc_state);
1595 void hsw_enable_ips(const struct intel_crtc_state *crtc_state);
1596 void hsw_disable_ips(const struct intel_crtc_state *crtc_state);
1597 enum intel_display_power_domain intel_port_to_power_domain(enum port port);
1598 void intel_mode_from_pipe_config(struct drm_display_mode *mode,
1599 struct intel_crtc_state *pipe_config);
1600 void intel_crtc_arm_fifo_underrun(struct intel_crtc *crtc,
1601 struct intel_crtc_state *crtc_state);
1603 int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state);
1604 int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state,
1605 uint32_t pixel_format);
1607 static inline u32 intel_plane_ggtt_offset(const struct intel_plane_state *state)
1609 return i915_ggtt_offset(state->vma);
1612 u32 glk_plane_color_ctl(const struct intel_crtc_state *crtc_state,
1613 const struct intel_plane_state *plane_state);
1614 u32 skl_plane_ctl(const struct intel_crtc_state *crtc_state,
1615 const struct intel_plane_state *plane_state);
1616 u32 glk_color_ctl(const struct intel_plane_state *plane_state);
1617 u32 skl_plane_stride(const struct drm_framebuffer *fb, int plane,
1618 unsigned int rotation);
1619 int skl_check_plane_surface(const struct intel_crtc_state *crtc_state,
1620 struct intel_plane_state *plane_state);
1621 int i9xx_check_plane_surface(struct intel_plane_state *plane_state);
1622 int skl_format_to_fourcc(int format, bool rgb_order, bool alpha);
1625 void intel_csr_ucode_init(struct drm_i915_private *);
1626 void intel_csr_load_program(struct drm_i915_private *);
1627 void intel_csr_ucode_fini(struct drm_i915_private *);
1628 void intel_csr_ucode_suspend(struct drm_i915_private *);
1629 void intel_csr_ucode_resume(struct drm_i915_private *);
1632 bool intel_dp_init(struct drm_i915_private *dev_priv, i915_reg_t output_reg,
1634 bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port,
1635 struct intel_connector *intel_connector);
1636 void intel_dp_set_link_params(struct intel_dp *intel_dp,
1637 int link_rate, uint8_t lane_count,
1639 int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp,
1640 int link_rate, uint8_t lane_count);
1641 void intel_dp_start_link_train(struct intel_dp *intel_dp);
1642 void intel_dp_stop_link_train(struct intel_dp *intel_dp);
1643 int intel_dp_retrain_link(struct intel_encoder *encoder,
1644 struct drm_modeset_acquire_ctx *ctx);
1645 void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode);
1646 void intel_dp_encoder_reset(struct drm_encoder *encoder);
1647 void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder);
1648 void intel_dp_encoder_destroy(struct drm_encoder *encoder);
1649 int intel_dp_sink_crc(struct intel_dp *intel_dp,
1650 struct intel_crtc_state *crtc_state, u8 *crc);
1651 bool intel_dp_compute_config(struct intel_encoder *encoder,
1652 struct intel_crtc_state *pipe_config,
1653 struct drm_connector_state *conn_state);
1654 bool intel_dp_is_edp(struct intel_dp *intel_dp);
1655 bool intel_dp_is_port_edp(struct drm_i915_private *dev_priv, enum port port);
1656 enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port,
1658 void intel_edp_backlight_on(const struct intel_crtc_state *crtc_state,
1659 const struct drm_connector_state *conn_state);
1660 void intel_edp_backlight_off(const struct drm_connector_state *conn_state);
1661 void intel_edp_panel_vdd_on(struct intel_dp *intel_dp);
1662 void intel_edp_panel_on(struct intel_dp *intel_dp);
1663 void intel_edp_panel_off(struct intel_dp *intel_dp);
1664 void intel_dp_mst_suspend(struct drm_device *dev);
1665 void intel_dp_mst_resume(struct drm_device *dev);
1666 int intel_dp_max_link_rate(struct intel_dp *intel_dp);
1667 int intel_dp_max_lane_count(struct intel_dp *intel_dp);
1668 int intel_dp_rate_select(struct intel_dp *intel_dp, int rate);
1669 void intel_dp_hot_plug(struct intel_encoder *intel_encoder);
1670 void intel_power_sequencer_reset(struct drm_i915_private *dev_priv);
1671 uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes);
1672 void intel_plane_destroy(struct drm_plane *plane);
1673 void intel_edp_drrs_enable(struct intel_dp *intel_dp,
1674 const struct intel_crtc_state *crtc_state);
1675 void intel_edp_drrs_disable(struct intel_dp *intel_dp,
1676 const struct intel_crtc_state *crtc_state);
1677 void intel_edp_drrs_invalidate(struct drm_i915_private *dev_priv,
1678 unsigned int frontbuffer_bits);
1679 void intel_edp_drrs_flush(struct drm_i915_private *dev_priv,
1680 unsigned int frontbuffer_bits);
1683 intel_dp_program_link_training_pattern(struct intel_dp *intel_dp,
1684 uint8_t dp_train_pat);
1686 intel_dp_set_signal_levels(struct intel_dp *intel_dp);
1687 void intel_dp_set_idle_link_train(struct intel_dp *intel_dp);
1689 intel_dp_voltage_max(struct intel_dp *intel_dp);
1691 intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing);
1692 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,
1693 uint8_t *link_bw, uint8_t *rate_select);
1694 bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp);
1696 intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]);
1698 static inline unsigned int intel_dp_unused_lane_mask(int lane_count)
1700 return ~((1 << lane_count) - 1) & 0xf;
1703 bool intel_dp_read_dpcd(struct intel_dp *intel_dp);
1704 int intel_dp_link_required(int pixel_clock, int bpp);
1705 int intel_dp_max_data_rate(int max_link_clock, int max_lanes);
1706 bool intel_digital_port_connected(struct intel_encoder *encoder);
1708 /* intel_dp_aux_backlight.c */
1709 int intel_dp_aux_init_backlight_funcs(struct intel_connector *intel_connector);
1711 /* intel_dp_mst.c */
1712 int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id);
1713 void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port);
1715 void intel_dsi_init(struct drm_i915_private *dev_priv);
1717 /* intel_dsi_dcs_backlight.c */
1718 int intel_dsi_dcs_init_backlight_funcs(struct intel_connector *intel_connector);
1721 void intel_dvo_init(struct drm_i915_private *dev_priv);
1722 /* intel_hotplug.c */
1723 void intel_hpd_poll_init(struct drm_i915_private *dev_priv);
1724 bool intel_encoder_hotplug(struct intel_encoder *encoder,
1725 struct intel_connector *connector);
1727 /* legacy fbdev emulation in intel_fbdev.c */
1728 #ifdef CONFIG_DRM_FBDEV_EMULATION
1729 extern int intel_fbdev_init(struct drm_device *dev);
1730 extern void intel_fbdev_initial_config_async(struct drm_device *dev);
1731 extern void intel_fbdev_unregister(struct drm_i915_private *dev_priv);
1732 extern void intel_fbdev_fini(struct drm_i915_private *dev_priv);
1733 extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous);
1734 extern void intel_fbdev_output_poll_changed(struct drm_device *dev);
1735 extern void intel_fbdev_restore_mode(struct drm_device *dev);
1737 static inline int intel_fbdev_init(struct drm_device *dev)
1742 static inline void intel_fbdev_initial_config_async(struct drm_device *dev)
1746 static inline void intel_fbdev_unregister(struct drm_i915_private *dev_priv)
1750 static inline void intel_fbdev_fini(struct drm_i915_private *dev_priv)
1754 static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous)
1758 static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
1762 static inline void intel_fbdev_restore_mode(struct drm_device *dev)
1768 void intel_fbc_choose_crtc(struct drm_i915_private *dev_priv,
1769 struct intel_atomic_state *state);
1770 bool intel_fbc_is_active(struct drm_i915_private *dev_priv);
1771 void intel_fbc_pre_update(struct intel_crtc *crtc,
1772 struct intel_crtc_state *crtc_state,
1773 struct intel_plane_state *plane_state);
1774 void intel_fbc_post_update(struct intel_crtc *crtc);
1775 void intel_fbc_init(struct drm_i915_private *dev_priv);
1776 void intel_fbc_init_pipe_state(struct drm_i915_private *dev_priv);
1777 void intel_fbc_enable(struct intel_crtc *crtc,
1778 struct intel_crtc_state *crtc_state,
1779 struct intel_plane_state *plane_state);
1780 void intel_fbc_disable(struct intel_crtc *crtc);
1781 void intel_fbc_global_disable(struct drm_i915_private *dev_priv);
1782 void intel_fbc_invalidate(struct drm_i915_private *dev_priv,
1783 unsigned int frontbuffer_bits,
1784 enum fb_op_origin origin);
1785 void intel_fbc_flush(struct drm_i915_private *dev_priv,
1786 unsigned int frontbuffer_bits, enum fb_op_origin origin);
1787 void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv);
1788 void intel_fbc_handle_fifo_underrun_irq(struct drm_i915_private *dev_priv);
1789 int intel_fbc_reset_underrun(struct drm_i915_private *dev_priv);
1792 void intel_hdmi_init(struct drm_i915_private *dev_priv, i915_reg_t hdmi_reg,
1794 void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port,
1795 struct intel_connector *intel_connector);
1796 struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder);
1797 bool intel_hdmi_compute_config(struct intel_encoder *encoder,
1798 struct intel_crtc_state *pipe_config,
1799 struct drm_connector_state *conn_state);
1800 bool intel_hdmi_handle_sink_scrambling(struct intel_encoder *encoder,
1801 struct drm_connector *connector,
1802 bool high_tmds_clock_ratio,
1804 void intel_dp_dual_mode_set_tmds_output(struct intel_hdmi *hdmi, bool enable);
1805 void intel_infoframe_init(struct intel_digital_port *intel_dig_port);
1809 void intel_lvds_init(struct drm_i915_private *dev_priv);
1810 struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev);
1811 bool intel_is_dual_link_lvds(struct drm_device *dev);
1815 int intel_connector_update_modes(struct drm_connector *connector,
1817 int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
1818 void intel_attach_force_audio_property(struct drm_connector *connector);
1819 void intel_attach_broadcast_rgb_property(struct drm_connector *connector);
1820 void intel_attach_aspect_ratio_property(struct drm_connector *connector);
1823 /* intel_overlay.c */
1824 void intel_setup_overlay(struct drm_i915_private *dev_priv);
1825 void intel_cleanup_overlay(struct drm_i915_private *dev_priv);
1826 int intel_overlay_switch_off(struct intel_overlay *overlay);
1827 int intel_overlay_put_image_ioctl(struct drm_device *dev, void *data,
1828 struct drm_file *file_priv);
1829 int intel_overlay_attrs_ioctl(struct drm_device *dev, void *data,
1830 struct drm_file *file_priv);
1831 void intel_overlay_reset(struct drm_i915_private *dev_priv);
1835 int intel_panel_init(struct intel_panel *panel,
1836 struct drm_display_mode *fixed_mode,
1837 struct drm_display_mode *alt_fixed_mode,
1838 struct drm_display_mode *downclock_mode);
1839 void intel_panel_fini(struct intel_panel *panel);
1840 void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
1841 struct drm_display_mode *adjusted_mode);
1842 void intel_pch_panel_fitting(struct intel_crtc *crtc,
1843 struct intel_crtc_state *pipe_config,
1845 void intel_gmch_panel_fitting(struct intel_crtc *crtc,
1846 struct intel_crtc_state *pipe_config,
1848 void intel_panel_set_backlight_acpi(const struct drm_connector_state *conn_state,
1849 u32 level, u32 max);
1850 int intel_panel_setup_backlight(struct drm_connector *connector,
1852 void intel_panel_enable_backlight(const struct intel_crtc_state *crtc_state,
1853 const struct drm_connector_state *conn_state);
1854 void intel_panel_disable_backlight(const struct drm_connector_state *old_conn_state);
1855 void intel_panel_destroy_backlight(struct drm_connector *connector);
1856 enum drm_connector_status intel_panel_detect(struct drm_i915_private *dev_priv);
1857 extern struct drm_display_mode *intel_find_panel_downclock(
1858 struct drm_i915_private *dev_priv,
1859 struct drm_display_mode *fixed_mode,
1860 struct drm_connector *connector);
1862 #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE)
1863 int intel_backlight_device_register(struct intel_connector *connector);
1864 void intel_backlight_device_unregister(struct intel_connector *connector);
1865 #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */
1866 static inline int intel_backlight_device_register(struct intel_connector *connector)
1870 static inline void intel_backlight_device_unregister(struct intel_connector *connector)
1873 #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */
1876 void intel_hdcp_atomic_check(struct drm_connector *connector,
1877 struct drm_connector_state *old_state,
1878 struct drm_connector_state *new_state);
1879 int intel_hdcp_init(struct intel_connector *connector,
1880 const struct intel_hdcp_shim *hdcp_shim);
1881 int intel_hdcp_enable(struct intel_connector *connector);
1882 int intel_hdcp_disable(struct intel_connector *connector);
1883 int intel_hdcp_check_link(struct intel_connector *connector);
1884 bool is_hdcp_supported(struct drm_i915_private *dev_priv, enum port port);
1887 #define CAN_PSR(dev_priv) (HAS_PSR(dev_priv) && dev_priv->psr.sink_support)
1888 void intel_psr_init_dpcd(struct intel_dp *intel_dp);
1889 void intel_psr_enable(struct intel_dp *intel_dp,
1890 const struct intel_crtc_state *crtc_state);
1891 void intel_psr_disable(struct intel_dp *intel_dp,
1892 const struct intel_crtc_state *old_crtc_state);
1893 void intel_psr_invalidate(struct drm_i915_private *dev_priv,
1894 unsigned frontbuffer_bits,
1895 enum fb_op_origin origin);
1896 void intel_psr_flush(struct drm_i915_private *dev_priv,
1897 unsigned frontbuffer_bits,
1898 enum fb_op_origin origin);
1899 void intel_psr_init(struct drm_i915_private *dev_priv);
1900 void intel_psr_single_frame_update(struct drm_i915_private *dev_priv,
1901 unsigned frontbuffer_bits);
1902 void intel_psr_compute_config(struct intel_dp *intel_dp,
1903 struct intel_crtc_state *crtc_state);
1905 /* intel_runtime_pm.c */
1906 int intel_power_domains_init(struct drm_i915_private *);
1907 void intel_power_domains_fini(struct drm_i915_private *);
1908 void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume);
1909 void intel_power_domains_suspend(struct drm_i915_private *dev_priv);
1910 void intel_power_domains_verify_state(struct drm_i915_private *dev_priv);
1911 void bxt_display_core_init(struct drm_i915_private *dev_priv, bool resume);
1912 void bxt_display_core_uninit(struct drm_i915_private *dev_priv);
1913 void intel_runtime_pm_enable(struct drm_i915_private *dev_priv);
1915 intel_display_power_domain_str(enum intel_display_power_domain domain);
1917 bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv,
1918 enum intel_display_power_domain domain);
1919 bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv,
1920 enum intel_display_power_domain domain);
1921 void intel_display_power_get(struct drm_i915_private *dev_priv,
1922 enum intel_display_power_domain domain);
1923 bool intel_display_power_get_if_enabled(struct drm_i915_private *dev_priv,
1924 enum intel_display_power_domain domain);
1925 void intel_display_power_put(struct drm_i915_private *dev_priv,
1926 enum intel_display_power_domain domain);
1929 assert_rpm_device_not_suspended(struct drm_i915_private *dev_priv)
1931 WARN_ONCE(dev_priv->runtime_pm.suspended,
1932 "Device suspended during HW access\n");
1936 assert_rpm_wakelock_held(struct drm_i915_private *dev_priv)
1938 assert_rpm_device_not_suspended(dev_priv);
1939 WARN_ONCE(!atomic_read(&dev_priv->runtime_pm.wakeref_count),
1940 "RPM wakelock ref not held during HW access");
1944 * disable_rpm_wakeref_asserts - disable the RPM assert checks
1945 * @dev_priv: i915 device instance
1947 * This function disable asserts that check if we hold an RPM wakelock
1948 * reference, while keeping the device-not-suspended checks still enabled.
1949 * It's meant to be used only in special circumstances where our rule about
1950 * the wakelock refcount wrt. the device power state doesn't hold. According
1951 * to this rule at any point where we access the HW or want to keep the HW in
1952 * an active state we must hold an RPM wakelock reference acquired via one of
1953 * the intel_runtime_pm_get() helpers. Currently there are a few special spots
1954 * where this rule doesn't hold: the IRQ and suspend/resume handlers, the
1955 * forcewake release timer, and the GPU RPS and hangcheck works. All other
1956 * users should avoid using this function.
1958 * Any calls to this function must have a symmetric call to
1959 * enable_rpm_wakeref_asserts().
1962 disable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv)
1964 atomic_inc(&dev_priv->runtime_pm.wakeref_count);
1968 * enable_rpm_wakeref_asserts - re-enable the RPM assert checks
1969 * @dev_priv: i915 device instance
1971 * This function re-enables the RPM assert checks after disabling them with
1972 * disable_rpm_wakeref_asserts. It's meant to be used only in special
1973 * circumstances otherwise its use should be avoided.
1975 * Any calls to this function must have a symmetric call to
1976 * disable_rpm_wakeref_asserts().
1979 enable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv)
1981 atomic_dec(&dev_priv->runtime_pm.wakeref_count);
1984 void intel_runtime_pm_get(struct drm_i915_private *dev_priv);
1985 bool intel_runtime_pm_get_if_in_use(struct drm_i915_private *dev_priv);
1986 void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv);
1987 void intel_runtime_pm_put(struct drm_i915_private *dev_priv);
1989 void intel_display_set_init_power(struct drm_i915_private *dev, bool enable);
1991 void chv_phy_powergate_lanes(struct intel_encoder *encoder,
1992 bool override, unsigned int mask);
1993 bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy,
1994 enum dpio_channel ch, bool override);
1998 void intel_init_clock_gating(struct drm_i915_private *dev_priv);
1999 void intel_suspend_hw(struct drm_i915_private *dev_priv);
2000 int ilk_wm_max_level(const struct drm_i915_private *dev_priv);
2001 void intel_update_watermarks(struct intel_crtc *crtc);
2002 void intel_init_pm(struct drm_i915_private *dev_priv);
2003 void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv);
2004 void intel_pm_setup(struct drm_i915_private *dev_priv);
2005 void intel_gpu_ips_init(struct drm_i915_private *dev_priv);
2006 void intel_gpu_ips_teardown(void);
2007 void intel_init_gt_powersave(struct drm_i915_private *dev_priv);
2008 void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv);
2009 void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv);
2010 void intel_enable_gt_powersave(struct drm_i915_private *dev_priv);
2011 void intel_disable_gt_powersave(struct drm_i915_private *dev_priv);
2012 void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv);
2013 void gen6_rps_busy(struct drm_i915_private *dev_priv);
2014 void gen6_rps_reset_ei(struct drm_i915_private *dev_priv);
2015 void gen6_rps_idle(struct drm_i915_private *dev_priv);
2016 void gen6_rps_boost(struct i915_request *rq, struct intel_rps_client *rps);
2017 void g4x_wm_get_hw_state(struct drm_device *dev);
2018 void vlv_wm_get_hw_state(struct drm_device *dev);
2019 void ilk_wm_get_hw_state(struct drm_device *dev);
2020 void skl_wm_get_hw_state(struct drm_device *dev);
2021 void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
2022 struct skl_ddb_allocation *ddb /* out */);
2023 void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc,
2024 struct skl_pipe_wm *out);
2025 void g4x_wm_sanitize(struct drm_i915_private *dev_priv);
2026 void vlv_wm_sanitize(struct drm_i915_private *dev_priv);
2027 bool intel_can_enable_sagv(struct drm_atomic_state *state);
2028 int intel_enable_sagv(struct drm_i915_private *dev_priv);
2029 int intel_disable_sagv(struct drm_i915_private *dev_priv);
2030 bool skl_wm_level_equals(const struct skl_wm_level *l1,
2031 const struct skl_wm_level *l2);
2032 bool skl_ddb_allocation_overlaps(struct drm_i915_private *dev_priv,
2033 const struct skl_ddb_entry **entries,
2034 const struct skl_ddb_entry *ddb,
2036 bool ilk_disable_lp_wm(struct drm_device *dev);
2037 int skl_check_pipe_max_pixel_rate(struct intel_crtc *intel_crtc,
2038 struct intel_crtc_state *cstate);
2039 void intel_init_ipc(struct drm_i915_private *dev_priv);
2040 void intel_enable_ipc(struct drm_i915_private *dev_priv);
2043 bool intel_sdvo_init(struct drm_i915_private *dev_priv,
2044 i915_reg_t reg, enum port port);
2047 /* intel_sprite.c */
2048 bool intel_format_is_yuv(u32 format);
2049 int intel_usecs_to_scanlines(const struct drm_display_mode *adjusted_mode,
2051 struct intel_plane *intel_sprite_plane_create(struct drm_i915_private *dev_priv,
2052 enum pipe pipe, int plane);
2053 int intel_sprite_set_colorkey_ioctl(struct drm_device *dev, void *data,
2054 struct drm_file *file_priv);
2055 void intel_pipe_update_start(const struct intel_crtc_state *new_crtc_state);
2056 void intel_pipe_update_end(struct intel_crtc_state *new_crtc_state);
2057 void skl_update_plane(struct intel_plane *plane,
2058 const struct intel_crtc_state *crtc_state,
2059 const struct intel_plane_state *plane_state);
2060 void skl_disable_plane(struct intel_plane *plane, struct intel_crtc *crtc);
2061 bool skl_plane_get_hw_state(struct intel_plane *plane);
2062 bool skl_plane_has_ccs(struct drm_i915_private *dev_priv,
2063 enum pipe pipe, enum plane_id plane_id);
2064 bool intel_format_is_yuv(uint32_t format);
2067 void intel_tv_init(struct drm_i915_private *dev_priv);
2069 /* intel_atomic.c */
2070 int intel_digital_connector_atomic_get_property(struct drm_connector *connector,
2071 const struct drm_connector_state *state,
2072 struct drm_property *property,
2074 int intel_digital_connector_atomic_set_property(struct drm_connector *connector,
2075 struct drm_connector_state *state,
2076 struct drm_property *property,
2078 int intel_digital_connector_atomic_check(struct drm_connector *conn,
2079 struct drm_connector_state *new_state);
2080 struct drm_connector_state *
2081 intel_digital_connector_duplicate_state(struct drm_connector *connector);
2083 struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc);
2084 void intel_crtc_destroy_state(struct drm_crtc *crtc,
2085 struct drm_crtc_state *state);
2086 struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev);
2087 void intel_atomic_state_clear(struct drm_atomic_state *);
2089 static inline struct intel_crtc_state *
2090 intel_atomic_get_crtc_state(struct drm_atomic_state *state,
2091 struct intel_crtc *crtc)
2093 struct drm_crtc_state *crtc_state;
2094 crtc_state = drm_atomic_get_crtc_state(state, &crtc->base);
2095 if (IS_ERR(crtc_state))
2096 return ERR_CAST(crtc_state);
2098 return to_intel_crtc_state(crtc_state);
2101 int intel_atomic_setup_scalers(struct drm_i915_private *dev_priv,
2102 struct intel_crtc *intel_crtc,
2103 struct intel_crtc_state *crtc_state);
2105 /* intel_atomic_plane.c */
2106 struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane);
2107 struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane);
2108 void intel_plane_destroy_state(struct drm_plane *plane,
2109 struct drm_plane_state *state);
2110 extern const struct drm_plane_helper_funcs intel_plane_helper_funcs;
2111 int intel_plane_atomic_check_with_state(const struct intel_crtc_state *old_crtc_state,
2112 struct intel_crtc_state *crtc_state,
2113 const struct intel_plane_state *old_plane_state,
2114 struct intel_plane_state *intel_state);
2117 void intel_color_init(struct drm_crtc *crtc);
2118 int intel_color_check(struct drm_crtc *crtc, struct drm_crtc_state *state);
2119 void intel_color_set_csc(struct drm_crtc_state *crtc_state);
2120 void intel_color_load_luts(struct drm_crtc_state *crtc_state);
2122 /* intel_lspcon.c */
2123 bool lspcon_init(struct intel_digital_port *intel_dig_port);
2124 void lspcon_resume(struct intel_lspcon *lspcon);
2125 void lspcon_wait_pcon_mode(struct intel_lspcon *lspcon);
2127 /* intel_pipe_crc.c */
2128 int intel_pipe_crc_create(struct drm_minor *minor);
2129 #ifdef CONFIG_DEBUG_FS
2130 int intel_crtc_set_crc_source(struct drm_crtc *crtc, const char *source_name,
2131 size_t *values_cnt);
2132 void intel_crtc_disable_pipe_crc(struct intel_crtc *crtc);
2133 void intel_crtc_enable_pipe_crc(struct intel_crtc *crtc);
2135 #define intel_crtc_set_crc_source NULL
2136 static inline void intel_crtc_disable_pipe_crc(struct intel_crtc *crtc)
2140 static inline void intel_crtc_enable_pipe_crc(struct intel_crtc *crtc)
2144 extern const struct file_operations i915_display_crc_ctl_fops;
2145 #endif /* __INTEL_DRV_H__ */