2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
24 * Authors: Dave Airlie
28 #include <linux/kthread.h>
29 #include <linux/console.h>
30 #include <linux/slab.h>
31 #include <linux/debugfs.h>
33 #include <drm/drm_crtc_helper.h>
34 #include <drm/amdgpu_drm.h>
35 #include <linux/vgaarb.h>
36 #include <linux/vga_switcheroo.h>
37 #include <linux/efi.h>
39 #include "amdgpu_trace.h"
40 #include "amdgpu_i2c.h"
42 #include "amdgpu_atombios.h"
43 #include "amdgpu_atomfirmware.h"
45 #ifdef CONFIG_DRM_AMDGPU_SI
48 #ifdef CONFIG_DRM_AMDGPU_CIK
53 #include "bif/bif_4_1_d.h"
54 #include <linux/pci.h>
55 #include <linux/firmware.h>
56 #include "amdgpu_pm.h"
58 static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev);
59 static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev);
61 static const char *amdgpu_asic_name[] = {
84 bool amdgpu_device_is_px(struct drm_device *dev)
86 struct amdgpu_device *adev = dev->dev_private;
88 if (adev->flags & AMD_IS_PX)
94 * MMIO register access helper functions.
96 uint32_t amdgpu_mm_rreg(struct amdgpu_device *adev, uint32_t reg,
101 if (!(acc_flags & AMDGPU_REGS_NO_KIQ) && amdgpu_sriov_runtime(adev)) {
102 BUG_ON(in_interrupt());
103 return amdgpu_virt_kiq_rreg(adev, reg);
106 if ((reg * 4) < adev->rmmio_size && !(acc_flags & AMDGPU_REGS_IDX))
107 ret = readl(((void __iomem *)adev->rmmio) + (reg * 4));
111 spin_lock_irqsave(&adev->mmio_idx_lock, flags);
112 writel((reg * 4), ((void __iomem *)adev->rmmio) + (mmMM_INDEX * 4));
113 ret = readl(((void __iomem *)adev->rmmio) + (mmMM_DATA * 4));
114 spin_unlock_irqrestore(&adev->mmio_idx_lock, flags);
116 trace_amdgpu_mm_rreg(adev->pdev->device, reg, ret);
120 void amdgpu_mm_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v,
123 trace_amdgpu_mm_wreg(adev->pdev->device, reg, v);
125 if (!(acc_flags & AMDGPU_REGS_NO_KIQ) && amdgpu_sriov_runtime(adev)) {
126 BUG_ON(in_interrupt());
127 return amdgpu_virt_kiq_wreg(adev, reg, v);
130 if ((reg * 4) < adev->rmmio_size && !(acc_flags & AMDGPU_REGS_IDX))
131 writel(v, ((void __iomem *)adev->rmmio) + (reg * 4));
135 spin_lock_irqsave(&adev->mmio_idx_lock, flags);
136 writel((reg * 4), ((void __iomem *)adev->rmmio) + (mmMM_INDEX * 4));
137 writel(v, ((void __iomem *)adev->rmmio) + (mmMM_DATA * 4));
138 spin_unlock_irqrestore(&adev->mmio_idx_lock, flags);
142 u32 amdgpu_io_rreg(struct amdgpu_device *adev, u32 reg)
144 if ((reg * 4) < adev->rio_mem_size)
145 return ioread32(adev->rio_mem + (reg * 4));
147 iowrite32((reg * 4), adev->rio_mem + (mmMM_INDEX * 4));
148 return ioread32(adev->rio_mem + (mmMM_DATA * 4));
152 void amdgpu_io_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
155 if ((reg * 4) < adev->rio_mem_size)
156 iowrite32(v, adev->rio_mem + (reg * 4));
158 iowrite32((reg * 4), adev->rio_mem + (mmMM_INDEX * 4));
159 iowrite32(v, adev->rio_mem + (mmMM_DATA * 4));
164 * amdgpu_mm_rdoorbell - read a doorbell dword
166 * @adev: amdgpu_device pointer
167 * @index: doorbell index
169 * Returns the value in the doorbell aperture at the
170 * requested doorbell index (CIK).
172 u32 amdgpu_mm_rdoorbell(struct amdgpu_device *adev, u32 index)
174 if (index < adev->doorbell.num_doorbells) {
175 return readl(adev->doorbell.ptr + index);
177 DRM_ERROR("reading beyond doorbell aperture: 0x%08x!\n", index);
183 * amdgpu_mm_wdoorbell - write a doorbell dword
185 * @adev: amdgpu_device pointer
186 * @index: doorbell index
189 * Writes @v to the doorbell aperture at the
190 * requested doorbell index (CIK).
192 void amdgpu_mm_wdoorbell(struct amdgpu_device *adev, u32 index, u32 v)
194 if (index < adev->doorbell.num_doorbells) {
195 writel(v, adev->doorbell.ptr + index);
197 DRM_ERROR("writing beyond doorbell aperture: 0x%08x!\n", index);
202 * amdgpu_mm_rdoorbell64 - read a doorbell Qword
204 * @adev: amdgpu_device pointer
205 * @index: doorbell index
207 * Returns the value in the doorbell aperture at the
208 * requested doorbell index (VEGA10+).
210 u64 amdgpu_mm_rdoorbell64(struct amdgpu_device *adev, u32 index)
212 if (index < adev->doorbell.num_doorbells) {
213 return atomic64_read((atomic64_t *)(adev->doorbell.ptr + index));
215 DRM_ERROR("reading beyond doorbell aperture: 0x%08x!\n", index);
221 * amdgpu_mm_wdoorbell64 - write a doorbell Qword
223 * @adev: amdgpu_device pointer
224 * @index: doorbell index
227 * Writes @v to the doorbell aperture at the
228 * requested doorbell index (VEGA10+).
230 void amdgpu_mm_wdoorbell64(struct amdgpu_device *adev, u32 index, u64 v)
232 if (index < adev->doorbell.num_doorbells) {
233 atomic64_set((atomic64_t *)(adev->doorbell.ptr + index), v);
235 DRM_ERROR("writing beyond doorbell aperture: 0x%08x!\n", index);
240 * amdgpu_invalid_rreg - dummy reg read function
242 * @adev: amdgpu device pointer
243 * @reg: offset of register
245 * Dummy register read function. Used for register blocks
246 * that certain asics don't have (all asics).
247 * Returns the value in the register.
249 static uint32_t amdgpu_invalid_rreg(struct amdgpu_device *adev, uint32_t reg)
251 DRM_ERROR("Invalid callback to read register 0x%04X\n", reg);
257 * amdgpu_invalid_wreg - dummy reg write function
259 * @adev: amdgpu device pointer
260 * @reg: offset of register
261 * @v: value to write to the register
263 * Dummy register read function. Used for register blocks
264 * that certain asics don't have (all asics).
266 static void amdgpu_invalid_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v)
268 DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n",
274 * amdgpu_block_invalid_rreg - dummy reg read function
276 * @adev: amdgpu device pointer
277 * @block: offset of instance
278 * @reg: offset of register
280 * Dummy register read function. Used for register blocks
281 * that certain asics don't have (all asics).
282 * Returns the value in the register.
284 static uint32_t amdgpu_block_invalid_rreg(struct amdgpu_device *adev,
285 uint32_t block, uint32_t reg)
287 DRM_ERROR("Invalid callback to read register 0x%04X in block 0x%04X\n",
294 * amdgpu_block_invalid_wreg - dummy reg write function
296 * @adev: amdgpu device pointer
297 * @block: offset of instance
298 * @reg: offset of register
299 * @v: value to write to the register
301 * Dummy register read function. Used for register blocks
302 * that certain asics don't have (all asics).
304 static void amdgpu_block_invalid_wreg(struct amdgpu_device *adev,
306 uint32_t reg, uint32_t v)
308 DRM_ERROR("Invalid block callback to write register 0x%04X in block 0x%04X with 0x%08X\n",
313 static int amdgpu_vram_scratch_init(struct amdgpu_device *adev)
317 if (adev->vram_scratch.robj == NULL) {
318 r = amdgpu_bo_create(adev, AMDGPU_GPU_PAGE_SIZE,
319 PAGE_SIZE, true, AMDGPU_GEM_DOMAIN_VRAM,
320 AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED |
321 AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS,
322 NULL, NULL, &adev->vram_scratch.robj);
328 r = amdgpu_bo_reserve(adev->vram_scratch.robj, false);
329 if (unlikely(r != 0))
331 r = amdgpu_bo_pin(adev->vram_scratch.robj,
332 AMDGPU_GEM_DOMAIN_VRAM, &adev->vram_scratch.gpu_addr);
334 amdgpu_bo_unreserve(adev->vram_scratch.robj);
337 r = amdgpu_bo_kmap(adev->vram_scratch.robj,
338 (void **)&adev->vram_scratch.ptr);
340 amdgpu_bo_unpin(adev->vram_scratch.robj);
341 amdgpu_bo_unreserve(adev->vram_scratch.robj);
346 static void amdgpu_vram_scratch_fini(struct amdgpu_device *adev)
350 if (adev->vram_scratch.robj == NULL) {
353 r = amdgpu_bo_reserve(adev->vram_scratch.robj, false);
354 if (likely(r == 0)) {
355 amdgpu_bo_kunmap(adev->vram_scratch.robj);
356 amdgpu_bo_unpin(adev->vram_scratch.robj);
357 amdgpu_bo_unreserve(adev->vram_scratch.robj);
359 amdgpu_bo_unref(&adev->vram_scratch.robj);
363 * amdgpu_program_register_sequence - program an array of registers.
365 * @adev: amdgpu_device pointer
366 * @registers: pointer to the register array
367 * @array_size: size of the register array
369 * Programs an array or registers with and and or masks.
370 * This is a helper for setting golden registers.
372 void amdgpu_program_register_sequence(struct amdgpu_device *adev,
373 const u32 *registers,
374 const u32 array_size)
376 u32 tmp, reg, and_mask, or_mask;
382 for (i = 0; i < array_size; i +=3) {
383 reg = registers[i + 0];
384 and_mask = registers[i + 1];
385 or_mask = registers[i + 2];
387 if (and_mask == 0xffffffff) {
398 void amdgpu_pci_config_reset(struct amdgpu_device *adev)
400 pci_write_config_dword(adev->pdev, 0x7c, AMDGPU_ASIC_RESET_DATA);
404 * GPU doorbell aperture helpers function.
407 * amdgpu_doorbell_init - Init doorbell driver information.
409 * @adev: amdgpu_device pointer
411 * Init doorbell driver information (CIK)
412 * Returns 0 on success, error on failure.
414 static int amdgpu_doorbell_init(struct amdgpu_device *adev)
416 /* doorbell bar mapping */
417 adev->doorbell.base = pci_resource_start(adev->pdev, 2);
418 adev->doorbell.size = pci_resource_len(adev->pdev, 2);
420 adev->doorbell.num_doorbells = min_t(u32, adev->doorbell.size / sizeof(u32),
421 AMDGPU_DOORBELL_MAX_ASSIGNMENT+1);
422 if (adev->doorbell.num_doorbells == 0)
425 adev->doorbell.ptr = ioremap(adev->doorbell.base, adev->doorbell.num_doorbells * sizeof(u32));
426 if (adev->doorbell.ptr == NULL) {
429 DRM_INFO("doorbell mmio base: 0x%08X\n", (uint32_t)adev->doorbell.base);
430 DRM_INFO("doorbell mmio size: %u\n", (unsigned)adev->doorbell.size);
436 * amdgpu_doorbell_fini - Tear down doorbell driver information.
438 * @adev: amdgpu_device pointer
440 * Tear down doorbell driver information (CIK)
442 static void amdgpu_doorbell_fini(struct amdgpu_device *adev)
444 iounmap(adev->doorbell.ptr);
445 adev->doorbell.ptr = NULL;
449 * amdgpu_doorbell_get_kfd_info - Report doorbell configuration required to
452 * @adev: amdgpu_device pointer
453 * @aperture_base: output returning doorbell aperture base physical address
454 * @aperture_size: output returning doorbell aperture size in bytes
455 * @start_offset: output returning # of doorbell bytes reserved for amdgpu.
457 * amdgpu and amdkfd share the doorbell aperture. amdgpu sets it up,
458 * takes doorbells required for its own rings and reports the setup to amdkfd.
459 * amdgpu reserved doorbells are at the start of the doorbell aperture.
461 void amdgpu_doorbell_get_kfd_info(struct amdgpu_device *adev,
462 phys_addr_t *aperture_base,
463 size_t *aperture_size,
464 size_t *start_offset)
467 * The first num_doorbells are used by amdgpu.
468 * amdkfd takes whatever's left in the aperture.
470 if (adev->doorbell.size > adev->doorbell.num_doorbells * sizeof(u32)) {
471 *aperture_base = adev->doorbell.base;
472 *aperture_size = adev->doorbell.size;
473 *start_offset = adev->doorbell.num_doorbells * sizeof(u32);
483 * Writeback is the the method by which the the GPU updates special pages
484 * in memory with the status of certain GPU events (fences, ring pointers,
489 * amdgpu_wb_fini - Disable Writeback and free memory
491 * @adev: amdgpu_device pointer
493 * Disables Writeback and frees the Writeback memory (all asics).
494 * Used at driver shutdown.
496 static void amdgpu_wb_fini(struct amdgpu_device *adev)
498 if (adev->wb.wb_obj) {
499 amdgpu_bo_free_kernel(&adev->wb.wb_obj,
501 (void **)&adev->wb.wb);
502 adev->wb.wb_obj = NULL;
507 * amdgpu_wb_init- Init Writeback driver info and allocate memory
509 * @adev: amdgpu_device pointer
511 * Disables Writeback and frees the Writeback memory (all asics).
512 * Used at driver startup.
513 * Returns 0 on success or an -error on failure.
515 static int amdgpu_wb_init(struct amdgpu_device *adev)
519 if (adev->wb.wb_obj == NULL) {
520 r = amdgpu_bo_create_kernel(adev, AMDGPU_MAX_WB * sizeof(uint32_t),
521 PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
522 &adev->wb.wb_obj, &adev->wb.gpu_addr,
523 (void **)&adev->wb.wb);
525 dev_warn(adev->dev, "(%d) create WB bo failed\n", r);
529 adev->wb.num_wb = AMDGPU_MAX_WB;
530 memset(&adev->wb.used, 0, sizeof(adev->wb.used));
532 /* clear wb memory */
533 memset((char *)adev->wb.wb, 0, AMDGPU_MAX_WB * sizeof(uint32_t));
540 * amdgpu_wb_get - Allocate a wb entry
542 * @adev: amdgpu_device pointer
545 * Allocate a wb slot for use by the driver (all asics).
546 * Returns 0 on success or -EINVAL on failure.
548 int amdgpu_wb_get(struct amdgpu_device *adev, u32 *wb)
550 unsigned long offset = find_first_zero_bit(adev->wb.used, adev->wb.num_wb);
551 if (offset < adev->wb.num_wb) {
552 __set_bit(offset, adev->wb.used);
561 * amdgpu_wb_get_64bit - Allocate a wb entry
563 * @adev: amdgpu_device pointer
566 * Allocate a wb slot for use by the driver (all asics).
567 * Returns 0 on success or -EINVAL on failure.
569 int amdgpu_wb_get_64bit(struct amdgpu_device *adev, u32 *wb)
571 unsigned long offset = bitmap_find_next_zero_area_off(adev->wb.used,
572 adev->wb.num_wb, 0, 2, 7, 0);
573 if ((offset + 1) < adev->wb.num_wb) {
574 __set_bit(offset, adev->wb.used);
575 __set_bit(offset + 1, adev->wb.used);
584 * amdgpu_wb_free - Free a wb entry
586 * @adev: amdgpu_device pointer
589 * Free a wb slot allocated for use by the driver (all asics)
591 void amdgpu_wb_free(struct amdgpu_device *adev, u32 wb)
593 if (wb < adev->wb.num_wb)
594 __clear_bit(wb, adev->wb.used);
598 * amdgpu_wb_free_64bit - Free a wb entry
600 * @adev: amdgpu_device pointer
603 * Free a wb slot allocated for use by the driver (all asics)
605 void amdgpu_wb_free_64bit(struct amdgpu_device *adev, u32 wb)
607 if ((wb + 1) < adev->wb.num_wb) {
608 __clear_bit(wb, adev->wb.used);
609 __clear_bit(wb + 1, adev->wb.used);
614 * amdgpu_vram_location - try to find VRAM location
615 * @adev: amdgpu device structure holding all necessary informations
616 * @mc: memory controller structure holding memory informations
617 * @base: base address at which to put VRAM
619 * Function will place try to place VRAM at base address provided
620 * as parameter (which is so far either PCI aperture address or
621 * for IGP TOM base address).
623 * If there is not enough space to fit the unvisible VRAM in the 32bits
624 * address space then we limit the VRAM size to the aperture.
626 * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size,
627 * this shouldn't be a problem as we are using the PCI aperture as a reference.
628 * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but
631 * Note: we use mc_vram_size as on some board we need to program the mc to
632 * cover the whole aperture even if VRAM size is inferior to aperture size
633 * Novell bug 204882 + along with lots of ubuntu ones
635 * Note: when limiting vram it's safe to overwritte real_vram_size because
636 * we are not in case where real_vram_size is inferior to mc_vram_size (ie
637 * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu
640 * Note: IGP TOM addr should be the same as the aperture addr, we don't
641 * explicitly check for that thought.
643 * FIXME: when reducing VRAM size align new size on power of 2.
645 void amdgpu_vram_location(struct amdgpu_device *adev, struct amdgpu_mc *mc, u64 base)
647 uint64_t limit = (uint64_t)amdgpu_vram_limit << 20;
649 mc->vram_start = base;
650 if (mc->mc_vram_size > (adev->mc.mc_mask - base + 1)) {
651 dev_warn(adev->dev, "limiting VRAM to PCI aperture size\n");
652 mc->real_vram_size = mc->aper_size;
653 mc->mc_vram_size = mc->aper_size;
655 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
656 if (limit && limit < mc->real_vram_size)
657 mc->real_vram_size = limit;
658 dev_info(adev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n",
659 mc->mc_vram_size >> 20, mc->vram_start,
660 mc->vram_end, mc->real_vram_size >> 20);
664 * amdgpu_gtt_location - try to find GTT location
665 * @adev: amdgpu device structure holding all necessary informations
666 * @mc: memory controller structure holding memory informations
668 * Function will place try to place GTT before or after VRAM.
670 * If GTT size is bigger than space left then we ajust GTT size.
671 * Thus function will never fails.
673 * FIXME: when reducing GTT size align new size on power of 2.
675 void amdgpu_gtt_location(struct amdgpu_device *adev, struct amdgpu_mc *mc)
677 u64 size_af, size_bf;
679 size_af = ((adev->mc.mc_mask - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align;
680 size_bf = mc->vram_start & ~mc->gtt_base_align;
681 if (size_bf > size_af) {
682 if (mc->gtt_size > size_bf) {
683 dev_warn(adev->dev, "limiting GTT\n");
684 mc->gtt_size = size_bf;
688 if (mc->gtt_size > size_af) {
689 dev_warn(adev->dev, "limiting GTT\n");
690 mc->gtt_size = size_af;
692 mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align;
694 mc->gtt_end = mc->gtt_start + mc->gtt_size - 1;
695 dev_info(adev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n",
696 mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end);
700 * GPU helpers function.
703 * amdgpu_need_post - check if the hw need post or not
705 * @adev: amdgpu_device pointer
707 * Check if the asic has been initialized (all asics) at driver startup
708 * or post is needed if hw reset is performed.
709 * Returns true if need or false if not.
711 bool amdgpu_need_post(struct amdgpu_device *adev)
715 if (adev->has_hw_reset) {
716 adev->has_hw_reset = false;
719 /* then check MEM_SIZE, in case the crtcs are off */
720 reg = amdgpu_asic_get_config_memsize(adev);
722 if ((reg != 0) && (reg != 0xffffffff))
729 static bool amdgpu_vpost_needed(struct amdgpu_device *adev)
731 if (amdgpu_sriov_vf(adev))
734 if (amdgpu_passthrough(adev)) {
735 /* for FIJI: In whole GPU pass-through virtualization case, after VM reboot
736 * some old smc fw still need driver do vPost otherwise gpu hang, while
737 * those smc fw version above 22.15 doesn't have this flaw, so we force
738 * vpost executed for smc version below 22.15
740 if (adev->asic_type == CHIP_FIJI) {
743 err = request_firmware(&adev->pm.fw, "amdgpu/fiji_smc.bin", adev->dev);
744 /* force vPost if error occured */
748 fw_ver = *((uint32_t *)adev->pm.fw->data + 69);
749 if (fw_ver < 0x00160e00)
753 return amdgpu_need_post(adev);
757 * amdgpu_dummy_page_init - init dummy page used by the driver
759 * @adev: amdgpu_device pointer
761 * Allocate the dummy page used by the driver (all asics).
762 * This dummy page is used by the driver as a filler for gart entries
763 * when pages are taken out of the GART
764 * Returns 0 on sucess, -ENOMEM on failure.
766 int amdgpu_dummy_page_init(struct amdgpu_device *adev)
768 if (adev->dummy_page.page)
770 adev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO);
771 if (adev->dummy_page.page == NULL)
773 adev->dummy_page.addr = pci_map_page(adev->pdev, adev->dummy_page.page,
774 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
775 if (pci_dma_mapping_error(adev->pdev, adev->dummy_page.addr)) {
776 dev_err(&adev->pdev->dev, "Failed to DMA MAP the dummy page\n");
777 __free_page(adev->dummy_page.page);
778 adev->dummy_page.page = NULL;
785 * amdgpu_dummy_page_fini - free dummy page used by the driver
787 * @adev: amdgpu_device pointer
789 * Frees the dummy page used by the driver (all asics).
791 void amdgpu_dummy_page_fini(struct amdgpu_device *adev)
793 if (adev->dummy_page.page == NULL)
795 pci_unmap_page(adev->pdev, adev->dummy_page.addr,
796 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
797 __free_page(adev->dummy_page.page);
798 adev->dummy_page.page = NULL;
802 /* ATOM accessor methods */
804 * ATOM is an interpreted byte code stored in tables in the vbios. The
805 * driver registers callbacks to access registers and the interpreter
806 * in the driver parses the tables and executes then to program specific
807 * actions (set display modes, asic init, etc.). See amdgpu_atombios.c,
808 * atombios.h, and atom.c
812 * cail_pll_read - read PLL register
814 * @info: atom card_info pointer
815 * @reg: PLL register offset
817 * Provides a PLL register accessor for the atom interpreter (r4xx+).
818 * Returns the value of the PLL register.
820 static uint32_t cail_pll_read(struct card_info *info, uint32_t reg)
826 * cail_pll_write - write PLL register
828 * @info: atom card_info pointer
829 * @reg: PLL register offset
830 * @val: value to write to the pll register
832 * Provides a PLL register accessor for the atom interpreter (r4xx+).
834 static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val)
840 * cail_mc_read - read MC (Memory Controller) register
842 * @info: atom card_info pointer
843 * @reg: MC register offset
845 * Provides an MC register accessor for the atom interpreter (r4xx+).
846 * Returns the value of the MC register.
848 static uint32_t cail_mc_read(struct card_info *info, uint32_t reg)
854 * cail_mc_write - write MC (Memory Controller) register
856 * @info: atom card_info pointer
857 * @reg: MC register offset
858 * @val: value to write to the pll register
860 * Provides a MC register accessor for the atom interpreter (r4xx+).
862 static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val)
868 * cail_reg_write - write MMIO register
870 * @info: atom card_info pointer
871 * @reg: MMIO register offset
872 * @val: value to write to the pll register
874 * Provides a MMIO register accessor for the atom interpreter (r4xx+).
876 static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val)
878 struct amdgpu_device *adev = info->dev->dev_private;
884 * cail_reg_read - read MMIO register
886 * @info: atom card_info pointer
887 * @reg: MMIO register offset
889 * Provides an MMIO register accessor for the atom interpreter (r4xx+).
890 * Returns the value of the MMIO register.
892 static uint32_t cail_reg_read(struct card_info *info, uint32_t reg)
894 struct amdgpu_device *adev = info->dev->dev_private;
902 * cail_ioreg_write - write IO register
904 * @info: atom card_info pointer
905 * @reg: IO register offset
906 * @val: value to write to the pll register
908 * Provides a IO register accessor for the atom interpreter (r4xx+).
910 static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val)
912 struct amdgpu_device *adev = info->dev->dev_private;
918 * cail_ioreg_read - read IO register
920 * @info: atom card_info pointer
921 * @reg: IO register offset
923 * Provides an IO register accessor for the atom interpreter (r4xx+).
924 * Returns the value of the IO register.
926 static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg)
928 struct amdgpu_device *adev = info->dev->dev_private;
936 * amdgpu_atombios_fini - free the driver info and callbacks for atombios
938 * @adev: amdgpu_device pointer
940 * Frees the driver info and register access callbacks for the ATOM
941 * interpreter (r4xx+).
942 * Called at driver shutdown.
944 static void amdgpu_atombios_fini(struct amdgpu_device *adev)
946 if (adev->mode_info.atom_context) {
947 kfree(adev->mode_info.atom_context->scratch);
948 kfree(adev->mode_info.atom_context->iio);
950 kfree(adev->mode_info.atom_context);
951 adev->mode_info.atom_context = NULL;
952 kfree(adev->mode_info.atom_card_info);
953 adev->mode_info.atom_card_info = NULL;
957 * amdgpu_atombios_init - init the driver info and callbacks for atombios
959 * @adev: amdgpu_device pointer
961 * Initializes the driver info and register access callbacks for the
962 * ATOM interpreter (r4xx+).
963 * Returns 0 on sucess, -ENOMEM on failure.
964 * Called at driver startup.
966 static int amdgpu_atombios_init(struct amdgpu_device *adev)
968 struct card_info *atom_card_info =
969 kzalloc(sizeof(struct card_info), GFP_KERNEL);
974 adev->mode_info.atom_card_info = atom_card_info;
975 atom_card_info->dev = adev->ddev;
976 atom_card_info->reg_read = cail_reg_read;
977 atom_card_info->reg_write = cail_reg_write;
978 /* needed for iio ops */
980 atom_card_info->ioreg_read = cail_ioreg_read;
981 atom_card_info->ioreg_write = cail_ioreg_write;
983 DRM_INFO("PCI I/O BAR is not found. Using MMIO to access ATOM BIOS\n");
984 atom_card_info->ioreg_read = cail_reg_read;
985 atom_card_info->ioreg_write = cail_reg_write;
987 atom_card_info->mc_read = cail_mc_read;
988 atom_card_info->mc_write = cail_mc_write;
989 atom_card_info->pll_read = cail_pll_read;
990 atom_card_info->pll_write = cail_pll_write;
992 adev->mode_info.atom_context = amdgpu_atom_parse(atom_card_info, adev->bios);
993 if (!adev->mode_info.atom_context) {
994 amdgpu_atombios_fini(adev);
998 mutex_init(&adev->mode_info.atom_context->mutex);
999 if (adev->is_atom_fw) {
1000 amdgpu_atomfirmware_scratch_regs_init(adev);
1001 amdgpu_atomfirmware_allocate_fb_scratch(adev);
1003 amdgpu_atombios_scratch_regs_init(adev);
1004 amdgpu_atombios_allocate_fb_scratch(adev);
1009 /* if we get transitioned to only one device, take VGA back */
1011 * amdgpu_vga_set_decode - enable/disable vga decode
1013 * @cookie: amdgpu_device pointer
1014 * @state: enable/disable vga decode
1016 * Enable/disable vga decode (all asics).
1017 * Returns VGA resource flags.
1019 static unsigned int amdgpu_vga_set_decode(void *cookie, bool state)
1021 struct amdgpu_device *adev = cookie;
1022 amdgpu_asic_set_vga_state(adev, state);
1024 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
1025 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
1027 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
1031 * amdgpu_check_pot_argument - check that argument is a power of two
1033 * @arg: value to check
1035 * Validates that a certain argument is a power of two (all asics).
1036 * Returns true if argument is valid.
1038 static bool amdgpu_check_pot_argument(int arg)
1040 return (arg & (arg - 1)) == 0;
1043 static void amdgpu_get_block_size(struct amdgpu_device *adev)
1045 /* from AI, asic starts to support multiple level VMPT */
1046 if (adev->asic_type >= CHIP_VEGA10) {
1047 if (amdgpu_vm_block_size != 9)
1049 "Multi-VMPT limits block size to one page!\n");
1050 amdgpu_vm_block_size = 9;
1053 /* defines number of bits in page table versus page directory,
1054 * a page is 4KB so we have 12 bits offset, minimum 9 bits in the
1055 * page table and the remaining bits are in the page directory */
1056 if (amdgpu_vm_block_size == -1) {
1058 /* Total bits covered by PD + PTs */
1059 unsigned bits = ilog2(amdgpu_vm_size) + 18;
1061 /* Make sure the PD is 4K in size up to 8GB address space.
1062 Above that split equal between PD and PTs */
1063 if (amdgpu_vm_size <= 8)
1064 amdgpu_vm_block_size = bits - 9;
1066 amdgpu_vm_block_size = (bits + 3) / 2;
1068 } else if (amdgpu_vm_block_size < 9) {
1069 dev_warn(adev->dev, "VM page table size (%d) too small\n",
1070 amdgpu_vm_block_size);
1071 amdgpu_vm_block_size = 9;
1074 if (amdgpu_vm_block_size > 24 ||
1075 (amdgpu_vm_size * 1024) < (1ull << amdgpu_vm_block_size)) {
1076 dev_warn(adev->dev, "VM page table size (%d) too large\n",
1077 amdgpu_vm_block_size);
1078 amdgpu_vm_block_size = 9;
1083 * amdgpu_check_arguments - validate module params
1085 * @adev: amdgpu_device pointer
1087 * Validates certain module parameters and updates
1088 * the associated values used by the driver (all asics).
1090 static void amdgpu_check_arguments(struct amdgpu_device *adev)
1092 if (amdgpu_sched_jobs < 4) {
1093 dev_warn(adev->dev, "sched jobs (%d) must be at least 4\n",
1095 amdgpu_sched_jobs = 4;
1096 } else if (!amdgpu_check_pot_argument(amdgpu_sched_jobs)){
1097 dev_warn(adev->dev, "sched jobs (%d) must be a power of 2\n",
1099 amdgpu_sched_jobs = roundup_pow_of_two(amdgpu_sched_jobs);
1102 if (amdgpu_gart_size != -1) {
1103 /* gtt size must be greater or equal to 32M */
1104 if (amdgpu_gart_size < 32) {
1105 dev_warn(adev->dev, "gart size (%d) too small\n",
1107 amdgpu_gart_size = -1;
1111 if (!amdgpu_check_pot_argument(amdgpu_vm_size)) {
1112 dev_warn(adev->dev, "VM size (%d) must be a power of 2\n",
1117 if (amdgpu_vm_size < 1) {
1118 dev_warn(adev->dev, "VM size (%d) too small, min is 1GB\n",
1124 * Max GPUVM size for Cayman, SI and CI are 40 bits.
1126 if (amdgpu_vm_size > 1024) {
1127 dev_warn(adev->dev, "VM size (%d) too large, max is 1TB\n",
1132 amdgpu_get_block_size(adev);
1134 if (amdgpu_vram_page_split != -1 && (amdgpu_vram_page_split < 16 ||
1135 !amdgpu_check_pot_argument(amdgpu_vram_page_split))) {
1136 dev_warn(adev->dev, "invalid VRAM page split (%d)\n",
1137 amdgpu_vram_page_split);
1138 amdgpu_vram_page_split = 1024;
1143 * amdgpu_switcheroo_set_state - set switcheroo state
1145 * @pdev: pci dev pointer
1146 * @state: vga_switcheroo state
1148 * Callback for the switcheroo driver. Suspends or resumes the
1149 * the asics before or after it is powered up using ACPI methods.
1151 static void amdgpu_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
1153 struct drm_device *dev = pci_get_drvdata(pdev);
1155 if (amdgpu_device_is_px(dev) && state == VGA_SWITCHEROO_OFF)
1158 if (state == VGA_SWITCHEROO_ON) {
1159 unsigned d3_delay = dev->pdev->d3_delay;
1161 pr_info("amdgpu: switched on\n");
1162 /* don't suspend or resume card normally */
1163 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
1165 amdgpu_device_resume(dev, true, true);
1167 dev->pdev->d3_delay = d3_delay;
1169 dev->switch_power_state = DRM_SWITCH_POWER_ON;
1170 drm_kms_helper_poll_enable(dev);
1172 pr_info("amdgpu: switched off\n");
1173 drm_kms_helper_poll_disable(dev);
1174 dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
1175 amdgpu_device_suspend(dev, true, true);
1176 dev->switch_power_state = DRM_SWITCH_POWER_OFF;
1181 * amdgpu_switcheroo_can_switch - see if switcheroo state can change
1183 * @pdev: pci dev pointer
1185 * Callback for the switcheroo driver. Check of the switcheroo
1186 * state can be changed.
1187 * Returns true if the state can be changed, false if not.
1189 static bool amdgpu_switcheroo_can_switch(struct pci_dev *pdev)
1191 struct drm_device *dev = pci_get_drvdata(pdev);
1194 * FIXME: open_count is protected by drm_global_mutex but that would lead to
1195 * locking inversion with the driver load path. And the access here is
1196 * completely racy anyway. So don't bother with locking for now.
1198 return dev->open_count == 0;
1201 static const struct vga_switcheroo_client_ops amdgpu_switcheroo_ops = {
1202 .set_gpu_state = amdgpu_switcheroo_set_state,
1204 .can_switch = amdgpu_switcheroo_can_switch,
1207 int amdgpu_set_clockgating_state(struct amdgpu_device *adev,
1208 enum amd_ip_block_type block_type,
1209 enum amd_clockgating_state state)
1213 for (i = 0; i < adev->num_ip_blocks; i++) {
1214 if (!adev->ip_blocks[i].status.valid)
1216 if (adev->ip_blocks[i].version->type != block_type)
1218 if (!adev->ip_blocks[i].version->funcs->set_clockgating_state)
1220 r = adev->ip_blocks[i].version->funcs->set_clockgating_state(
1221 (void *)adev, state);
1223 DRM_ERROR("set_clockgating_state of IP block <%s> failed %d\n",
1224 adev->ip_blocks[i].version->funcs->name, r);
1229 int amdgpu_set_powergating_state(struct amdgpu_device *adev,
1230 enum amd_ip_block_type block_type,
1231 enum amd_powergating_state state)
1235 for (i = 0; i < adev->num_ip_blocks; i++) {
1236 if (!adev->ip_blocks[i].status.valid)
1238 if (adev->ip_blocks[i].version->type != block_type)
1240 if (!adev->ip_blocks[i].version->funcs->set_powergating_state)
1242 r = adev->ip_blocks[i].version->funcs->set_powergating_state(
1243 (void *)adev, state);
1245 DRM_ERROR("set_powergating_state of IP block <%s> failed %d\n",
1246 adev->ip_blocks[i].version->funcs->name, r);
1251 void amdgpu_get_clockgating_state(struct amdgpu_device *adev, u32 *flags)
1255 for (i = 0; i < adev->num_ip_blocks; i++) {
1256 if (!adev->ip_blocks[i].status.valid)
1258 if (adev->ip_blocks[i].version->funcs->get_clockgating_state)
1259 adev->ip_blocks[i].version->funcs->get_clockgating_state((void *)adev, flags);
1263 int amdgpu_wait_for_idle(struct amdgpu_device *adev,
1264 enum amd_ip_block_type block_type)
1268 for (i = 0; i < adev->num_ip_blocks; i++) {
1269 if (!adev->ip_blocks[i].status.valid)
1271 if (adev->ip_blocks[i].version->type == block_type) {
1272 r = adev->ip_blocks[i].version->funcs->wait_for_idle((void *)adev);
1282 bool amdgpu_is_idle(struct amdgpu_device *adev,
1283 enum amd_ip_block_type block_type)
1287 for (i = 0; i < adev->num_ip_blocks; i++) {
1288 if (!adev->ip_blocks[i].status.valid)
1290 if (adev->ip_blocks[i].version->type == block_type)
1291 return adev->ip_blocks[i].version->funcs->is_idle((void *)adev);
1297 struct amdgpu_ip_block * amdgpu_get_ip_block(struct amdgpu_device *adev,
1298 enum amd_ip_block_type type)
1302 for (i = 0; i < adev->num_ip_blocks; i++)
1303 if (adev->ip_blocks[i].version->type == type)
1304 return &adev->ip_blocks[i];
1310 * amdgpu_ip_block_version_cmp
1312 * @adev: amdgpu_device pointer
1313 * @type: enum amd_ip_block_type
1314 * @major: major version
1315 * @minor: minor version
1317 * return 0 if equal or greater
1318 * return 1 if smaller or the ip_block doesn't exist
1320 int amdgpu_ip_block_version_cmp(struct amdgpu_device *adev,
1321 enum amd_ip_block_type type,
1322 u32 major, u32 minor)
1324 struct amdgpu_ip_block *ip_block = amdgpu_get_ip_block(adev, type);
1326 if (ip_block && ((ip_block->version->major > major) ||
1327 ((ip_block->version->major == major) &&
1328 (ip_block->version->minor >= minor))))
1335 * amdgpu_ip_block_add
1337 * @adev: amdgpu_device pointer
1338 * @ip_block_version: pointer to the IP to add
1340 * Adds the IP block driver information to the collection of IPs
1343 int amdgpu_ip_block_add(struct amdgpu_device *adev,
1344 const struct amdgpu_ip_block_version *ip_block_version)
1346 if (!ip_block_version)
1349 adev->ip_blocks[adev->num_ip_blocks++].version = ip_block_version;
1354 static void amdgpu_device_enable_virtual_display(struct amdgpu_device *adev)
1356 adev->enable_virtual_display = false;
1358 if (amdgpu_virtual_display) {
1359 struct drm_device *ddev = adev->ddev;
1360 const char *pci_address_name = pci_name(ddev->pdev);
1361 char *pciaddstr, *pciaddstr_tmp, *pciaddname_tmp, *pciaddname;
1363 pciaddstr = kstrdup(amdgpu_virtual_display, GFP_KERNEL);
1364 pciaddstr_tmp = pciaddstr;
1365 while ((pciaddname_tmp = strsep(&pciaddstr_tmp, ";"))) {
1366 pciaddname = strsep(&pciaddname_tmp, ",");
1367 if (!strcmp("all", pciaddname)
1368 || !strcmp(pci_address_name, pciaddname)) {
1372 adev->enable_virtual_display = true;
1375 res = kstrtol(pciaddname_tmp, 10,
1383 adev->mode_info.num_crtc = num_crtc;
1385 adev->mode_info.num_crtc = 1;
1391 DRM_INFO("virtual display string:%s, %s:virtual_display:%d, num_crtc:%d\n",
1392 amdgpu_virtual_display, pci_address_name,
1393 adev->enable_virtual_display, adev->mode_info.num_crtc);
1399 static int amdgpu_early_init(struct amdgpu_device *adev)
1403 amdgpu_device_enable_virtual_display(adev);
1405 switch (adev->asic_type) {
1409 case CHIP_POLARIS11:
1410 case CHIP_POLARIS10:
1411 case CHIP_POLARIS12:
1414 if (adev->asic_type == CHIP_CARRIZO || adev->asic_type == CHIP_STONEY)
1415 adev->family = AMDGPU_FAMILY_CZ;
1417 adev->family = AMDGPU_FAMILY_VI;
1419 r = vi_set_ip_blocks(adev);
1423 #ifdef CONFIG_DRM_AMDGPU_SI
1429 adev->family = AMDGPU_FAMILY_SI;
1430 r = si_set_ip_blocks(adev);
1435 #ifdef CONFIG_DRM_AMDGPU_CIK
1441 if ((adev->asic_type == CHIP_BONAIRE) || (adev->asic_type == CHIP_HAWAII))
1442 adev->family = AMDGPU_FAMILY_CI;
1444 adev->family = AMDGPU_FAMILY_KV;
1446 r = cik_set_ip_blocks(adev);
1452 adev->family = AMDGPU_FAMILY_AI;
1454 r = soc15_set_ip_blocks(adev);
1459 /* FIXME: not supported yet */
1463 if (amdgpu_sriov_vf(adev)) {
1464 r = amdgpu_virt_request_full_gpu(adev, true);
1469 for (i = 0; i < adev->num_ip_blocks; i++) {
1470 if ((amdgpu_ip_block_mask & (1 << i)) == 0) {
1471 DRM_ERROR("disabled ip block: %d\n", i);
1472 adev->ip_blocks[i].status.valid = false;
1474 if (adev->ip_blocks[i].version->funcs->early_init) {
1475 r = adev->ip_blocks[i].version->funcs->early_init((void *)adev);
1477 adev->ip_blocks[i].status.valid = false;
1479 DRM_ERROR("early_init of IP block <%s> failed %d\n",
1480 adev->ip_blocks[i].version->funcs->name, r);
1483 adev->ip_blocks[i].status.valid = true;
1486 adev->ip_blocks[i].status.valid = true;
1491 adev->cg_flags &= amdgpu_cg_mask;
1492 adev->pg_flags &= amdgpu_pg_mask;
1497 static int amdgpu_init(struct amdgpu_device *adev)
1501 for (i = 0; i < adev->num_ip_blocks; i++) {
1502 if (!adev->ip_blocks[i].status.valid)
1504 r = adev->ip_blocks[i].version->funcs->sw_init((void *)adev);
1506 DRM_ERROR("sw_init of IP block <%s> failed %d\n",
1507 adev->ip_blocks[i].version->funcs->name, r);
1510 adev->ip_blocks[i].status.sw = true;
1511 /* need to do gmc hw init early so we can allocate gpu mem */
1512 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) {
1513 r = amdgpu_vram_scratch_init(adev);
1515 DRM_ERROR("amdgpu_vram_scratch_init failed %d\n", r);
1518 r = adev->ip_blocks[i].version->funcs->hw_init((void *)adev);
1520 DRM_ERROR("hw_init %d failed %d\n", i, r);
1523 r = amdgpu_wb_init(adev);
1525 DRM_ERROR("amdgpu_wb_init failed %d\n", r);
1528 adev->ip_blocks[i].status.hw = true;
1530 /* right after GMC hw init, we create CSA */
1531 if (amdgpu_sriov_vf(adev)) {
1532 r = amdgpu_allocate_static_csa(adev);
1534 DRM_ERROR("allocate CSA failed %d\n", r);
1541 for (i = 0; i < adev->num_ip_blocks; i++) {
1542 if (!adev->ip_blocks[i].status.sw)
1544 /* gmc hw init is done early */
1545 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC)
1547 r = adev->ip_blocks[i].version->funcs->hw_init((void *)adev);
1549 DRM_ERROR("hw_init of IP block <%s> failed %d\n",
1550 adev->ip_blocks[i].version->funcs->name, r);
1553 adev->ip_blocks[i].status.hw = true;
1559 static int amdgpu_late_init(struct amdgpu_device *adev)
1563 for (i = 0; i < adev->num_ip_blocks; i++) {
1564 if (!adev->ip_blocks[i].status.valid)
1566 if (adev->ip_blocks[i].version->funcs->late_init) {
1567 r = adev->ip_blocks[i].version->funcs->late_init((void *)adev);
1569 DRM_ERROR("late_init of IP block <%s> failed %d\n",
1570 adev->ip_blocks[i].version->funcs->name, r);
1573 adev->ip_blocks[i].status.late_initialized = true;
1575 /* skip CG for VCE/UVD, it's handled specially */
1576 if (adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_UVD &&
1577 adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_VCE) {
1578 /* enable clockgating to save power */
1579 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev,
1582 DRM_ERROR("set_clockgating_state(gate) of IP block <%s> failed %d\n",
1583 adev->ip_blocks[i].version->funcs->name, r);
1589 amdgpu_dpm_enable_uvd(adev, false);
1590 amdgpu_dpm_enable_vce(adev, false);
1595 static int amdgpu_fini(struct amdgpu_device *adev)
1599 /* need to disable SMC first */
1600 for (i = 0; i < adev->num_ip_blocks; i++) {
1601 if (!adev->ip_blocks[i].status.hw)
1603 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_SMC) {
1604 /* ungate blocks before hw fini so that we can shutdown the blocks safely */
1605 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev,
1606 AMD_CG_STATE_UNGATE);
1608 DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n",
1609 adev->ip_blocks[i].version->funcs->name, r);
1612 r = adev->ip_blocks[i].version->funcs->hw_fini((void *)adev);
1613 /* XXX handle errors */
1615 DRM_DEBUG("hw_fini of IP block <%s> failed %d\n",
1616 adev->ip_blocks[i].version->funcs->name, r);
1618 adev->ip_blocks[i].status.hw = false;
1623 for (i = adev->num_ip_blocks - 1; i >= 0; i--) {
1624 if (!adev->ip_blocks[i].status.hw)
1626 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) {
1627 amdgpu_wb_fini(adev);
1628 amdgpu_vram_scratch_fini(adev);
1631 if (adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_UVD &&
1632 adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_VCE) {
1633 /* ungate blocks before hw fini so that we can shutdown the blocks safely */
1634 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev,
1635 AMD_CG_STATE_UNGATE);
1637 DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n",
1638 adev->ip_blocks[i].version->funcs->name, r);
1643 r = adev->ip_blocks[i].version->funcs->hw_fini((void *)adev);
1644 /* XXX handle errors */
1646 DRM_DEBUG("hw_fini of IP block <%s> failed %d\n",
1647 adev->ip_blocks[i].version->funcs->name, r);
1650 adev->ip_blocks[i].status.hw = false;
1653 for (i = adev->num_ip_blocks - 1; i >= 0; i--) {
1654 if (!adev->ip_blocks[i].status.sw)
1656 r = adev->ip_blocks[i].version->funcs->sw_fini((void *)adev);
1657 /* XXX handle errors */
1659 DRM_DEBUG("sw_fini of IP block <%s> failed %d\n",
1660 adev->ip_blocks[i].version->funcs->name, r);
1662 adev->ip_blocks[i].status.sw = false;
1663 adev->ip_blocks[i].status.valid = false;
1666 for (i = adev->num_ip_blocks - 1; i >= 0; i--) {
1667 if (!adev->ip_blocks[i].status.late_initialized)
1669 if (adev->ip_blocks[i].version->funcs->late_fini)
1670 adev->ip_blocks[i].version->funcs->late_fini((void *)adev);
1671 adev->ip_blocks[i].status.late_initialized = false;
1674 if (amdgpu_sriov_vf(adev)) {
1675 amdgpu_bo_free_kernel(&adev->virt.csa_obj, &adev->virt.csa_vmid0_addr, NULL);
1676 amdgpu_virt_release_full_gpu(adev, false);
1682 int amdgpu_suspend(struct amdgpu_device *adev)
1686 if (amdgpu_sriov_vf(adev))
1687 amdgpu_virt_request_full_gpu(adev, false);
1689 /* ungate SMC block first */
1690 r = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_SMC,
1691 AMD_CG_STATE_UNGATE);
1693 DRM_ERROR("set_clockgating_state(ungate) SMC failed %d\n",r);
1696 for (i = adev->num_ip_blocks - 1; i >= 0; i--) {
1697 if (!adev->ip_blocks[i].status.valid)
1699 /* ungate blocks so that suspend can properly shut them down */
1700 if (i != AMD_IP_BLOCK_TYPE_SMC) {
1701 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev,
1702 AMD_CG_STATE_UNGATE);
1704 DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n",
1705 adev->ip_blocks[i].version->funcs->name, r);
1708 /* XXX handle errors */
1709 r = adev->ip_blocks[i].version->funcs->suspend(adev);
1710 /* XXX handle errors */
1712 DRM_ERROR("suspend of IP block <%s> failed %d\n",
1713 adev->ip_blocks[i].version->funcs->name, r);
1717 if (amdgpu_sriov_vf(adev))
1718 amdgpu_virt_release_full_gpu(adev, false);
1723 static int amdgpu_sriov_reinit_early(struct amdgpu_device *adev)
1727 for (i = 0; i < adev->num_ip_blocks; i++) {
1728 if (!adev->ip_blocks[i].status.valid)
1731 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_COMMON ||
1732 adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC ||
1733 adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_IH)
1734 r = adev->ip_blocks[i].version->funcs->hw_init(adev);
1737 DRM_ERROR("resume of IP block <%s> failed %d\n",
1738 adev->ip_blocks[i].version->funcs->name, r);
1746 static int amdgpu_sriov_reinit_late(struct amdgpu_device *adev)
1750 for (i = 0; i < adev->num_ip_blocks; i++) {
1751 if (!adev->ip_blocks[i].status.valid)
1754 if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_COMMON ||
1755 adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC ||
1756 adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_IH )
1759 r = adev->ip_blocks[i].version->funcs->hw_init(adev);
1761 DRM_ERROR("resume of IP block <%s> failed %d\n",
1762 adev->ip_blocks[i].version->funcs->name, r);
1770 static int amdgpu_resume(struct amdgpu_device *adev)
1774 for (i = 0; i < adev->num_ip_blocks; i++) {
1775 if (!adev->ip_blocks[i].status.valid)
1777 r = adev->ip_blocks[i].version->funcs->resume(adev);
1779 DRM_ERROR("resume of IP block <%s> failed %d\n",
1780 adev->ip_blocks[i].version->funcs->name, r);
1788 static void amdgpu_device_detect_sriov_bios(struct amdgpu_device *adev)
1790 if (adev->is_atom_fw) {
1791 if (amdgpu_atomfirmware_gpu_supports_virtualization(adev))
1792 adev->virt.caps |= AMDGPU_SRIOV_CAPS_SRIOV_VBIOS;
1794 if (amdgpu_atombios_has_gpu_virtualization_table(adev))
1795 adev->virt.caps |= AMDGPU_SRIOV_CAPS_SRIOV_VBIOS;
1800 * amdgpu_device_init - initialize the driver
1802 * @adev: amdgpu_device pointer
1803 * @pdev: drm dev pointer
1804 * @pdev: pci dev pointer
1805 * @flags: driver flags
1807 * Initializes the driver info and hw (all asics).
1808 * Returns 0 for success or an error on failure.
1809 * Called at driver startup.
1811 int amdgpu_device_init(struct amdgpu_device *adev,
1812 struct drm_device *ddev,
1813 struct pci_dev *pdev,
1817 bool runtime = false;
1820 adev->shutdown = false;
1821 adev->dev = &pdev->dev;
1824 adev->flags = flags;
1825 adev->asic_type = flags & AMD_ASIC_MASK;
1826 adev->usec_timeout = AMDGPU_MAX_USEC_TIMEOUT;
1827 adev->mc.gtt_size = 512 * 1024 * 1024;
1828 adev->accel_working = false;
1829 adev->num_rings = 0;
1830 adev->mman.buffer_funcs = NULL;
1831 adev->mman.buffer_funcs_ring = NULL;
1832 adev->vm_manager.vm_pte_funcs = NULL;
1833 adev->vm_manager.vm_pte_num_rings = 0;
1834 adev->gart.gart_funcs = NULL;
1835 adev->fence_context = dma_fence_context_alloc(AMDGPU_MAX_RINGS);
1837 adev->smc_rreg = &amdgpu_invalid_rreg;
1838 adev->smc_wreg = &amdgpu_invalid_wreg;
1839 adev->pcie_rreg = &amdgpu_invalid_rreg;
1840 adev->pcie_wreg = &amdgpu_invalid_wreg;
1841 adev->pciep_rreg = &amdgpu_invalid_rreg;
1842 adev->pciep_wreg = &amdgpu_invalid_wreg;
1843 adev->uvd_ctx_rreg = &amdgpu_invalid_rreg;
1844 adev->uvd_ctx_wreg = &amdgpu_invalid_wreg;
1845 adev->didt_rreg = &amdgpu_invalid_rreg;
1846 adev->didt_wreg = &amdgpu_invalid_wreg;
1847 adev->gc_cac_rreg = &amdgpu_invalid_rreg;
1848 adev->gc_cac_wreg = &amdgpu_invalid_wreg;
1849 adev->audio_endpt_rreg = &amdgpu_block_invalid_rreg;
1850 adev->audio_endpt_wreg = &amdgpu_block_invalid_wreg;
1853 DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X 0x%02X).\n",
1854 amdgpu_asic_name[adev->asic_type], pdev->vendor, pdev->device,
1855 pdev->subsystem_vendor, pdev->subsystem_device, pdev->revision);
1857 /* mutex initialization are all done here so we
1858 * can recall function without having locking issues */
1859 mutex_init(&adev->vm_manager.lock);
1860 atomic_set(&adev->irq.ih.lock, 0);
1861 mutex_init(&adev->firmware.mutex);
1862 mutex_init(&adev->pm.mutex);
1863 mutex_init(&adev->gfx.gpu_clock_mutex);
1864 mutex_init(&adev->srbm_mutex);
1865 mutex_init(&adev->grbm_idx_mutex);
1866 mutex_init(&adev->mn_lock);
1867 hash_init(adev->mn_hash);
1869 amdgpu_check_arguments(adev);
1871 /* Registers mapping */
1872 /* TODO: block userspace mapping of io register */
1873 spin_lock_init(&adev->mmio_idx_lock);
1874 spin_lock_init(&adev->smc_idx_lock);
1875 spin_lock_init(&adev->pcie_idx_lock);
1876 spin_lock_init(&adev->uvd_ctx_idx_lock);
1877 spin_lock_init(&adev->didt_idx_lock);
1878 spin_lock_init(&adev->gc_cac_idx_lock);
1879 spin_lock_init(&adev->audio_endpt_idx_lock);
1880 spin_lock_init(&adev->mm_stats.lock);
1882 INIT_LIST_HEAD(&adev->shadow_list);
1883 mutex_init(&adev->shadow_list_lock);
1885 INIT_LIST_HEAD(&adev->gtt_list);
1886 spin_lock_init(&adev->gtt_list_lock);
1888 if (adev->asic_type >= CHIP_BONAIRE) {
1889 adev->rmmio_base = pci_resource_start(adev->pdev, 5);
1890 adev->rmmio_size = pci_resource_len(adev->pdev, 5);
1892 adev->rmmio_base = pci_resource_start(adev->pdev, 2);
1893 adev->rmmio_size = pci_resource_len(adev->pdev, 2);
1896 adev->rmmio = ioremap(adev->rmmio_base, adev->rmmio_size);
1897 if (adev->rmmio == NULL) {
1900 DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)adev->rmmio_base);
1901 DRM_INFO("register mmio size: %u\n", (unsigned)adev->rmmio_size);
1903 if (adev->asic_type >= CHIP_BONAIRE)
1904 /* doorbell bar mapping */
1905 amdgpu_doorbell_init(adev);
1907 /* io port mapping */
1908 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
1909 if (pci_resource_flags(adev->pdev, i) & IORESOURCE_IO) {
1910 adev->rio_mem_size = pci_resource_len(adev->pdev, i);
1911 adev->rio_mem = pci_iomap(adev->pdev, i, adev->rio_mem_size);
1915 if (adev->rio_mem == NULL)
1916 DRM_INFO("PCI I/O BAR is not found.\n");
1918 /* early init functions */
1919 r = amdgpu_early_init(adev);
1923 /* if we have > 1 VGA cards, then disable the amdgpu VGA resources */
1924 /* this will fail for cards that aren't VGA class devices, just
1926 vga_client_register(adev->pdev, adev, NULL, amdgpu_vga_set_decode);
1928 if (amdgpu_runtime_pm == 1)
1930 if (amdgpu_device_is_px(ddev))
1932 if (!pci_is_thunderbolt_attached(adev->pdev))
1933 vga_switcheroo_register_client(adev->pdev,
1934 &amdgpu_switcheroo_ops, runtime);
1936 vga_switcheroo_init_domain_pm_ops(adev->dev, &adev->vga_pm_domain);
1939 if (!amdgpu_get_bios(adev)) {
1944 r = amdgpu_atombios_init(adev);
1946 dev_err(adev->dev, "amdgpu_atombios_init failed\n");
1950 /* detect if we are with an SRIOV vbios */
1951 amdgpu_device_detect_sriov_bios(adev);
1953 /* Post card if necessary */
1954 if (amdgpu_vpost_needed(adev)) {
1956 dev_err(adev->dev, "no vBIOS found\n");
1960 DRM_INFO("GPU posting now...\n");
1961 r = amdgpu_atom_asic_init(adev->mode_info.atom_context);
1963 dev_err(adev->dev, "gpu post error!\n");
1967 DRM_INFO("GPU post is not needed\n");
1970 if (!adev->is_atom_fw) {
1971 /* Initialize clocks */
1972 r = amdgpu_atombios_get_clock_info(adev);
1974 dev_err(adev->dev, "amdgpu_atombios_get_clock_info failed\n");
1977 /* init i2c buses */
1978 amdgpu_atombios_i2c_init(adev);
1982 r = amdgpu_fence_driver_init(adev);
1984 dev_err(adev->dev, "amdgpu_fence_driver_init failed\n");
1988 /* init the mode config */
1989 drm_mode_config_init(adev->ddev);
1991 r = amdgpu_init(adev);
1993 dev_err(adev->dev, "amdgpu_init failed\n");
1998 adev->accel_working = true;
2000 /* Initialize the buffer migration limit. */
2001 if (amdgpu_moverate >= 0)
2002 max_MBps = amdgpu_moverate;
2004 max_MBps = 8; /* Allow 8 MB/s. */
2005 /* Get a log2 for easy divisions. */
2006 adev->mm_stats.log2_max_MBps = ilog2(max(1u, max_MBps));
2008 r = amdgpu_ib_pool_init(adev);
2010 dev_err(adev->dev, "IB initialization failed (%d).\n", r);
2014 r = amdgpu_ib_ring_tests(adev);
2016 DRM_ERROR("ib ring test failed (%d).\n", r);
2018 amdgpu_fbdev_init(adev);
2020 r = amdgpu_gem_debugfs_init(adev);
2022 DRM_ERROR("registering gem debugfs failed (%d).\n", r);
2024 r = amdgpu_debugfs_regs_init(adev);
2026 DRM_ERROR("registering register debugfs failed (%d).\n", r);
2028 r = amdgpu_debugfs_firmware_init(adev);
2030 DRM_ERROR("registering firmware debugfs failed (%d).\n", r);
2032 if ((amdgpu_testing & 1)) {
2033 if (adev->accel_working)
2034 amdgpu_test_moves(adev);
2036 DRM_INFO("amdgpu: acceleration disabled, skipping move tests\n");
2038 if (amdgpu_benchmarking) {
2039 if (adev->accel_working)
2040 amdgpu_benchmark(adev, amdgpu_benchmarking);
2042 DRM_INFO("amdgpu: acceleration disabled, skipping benchmarks\n");
2045 /* enable clockgating, etc. after ib tests, etc. since some blocks require
2046 * explicit gating rather than handling it automatically.
2048 r = amdgpu_late_init(adev);
2050 dev_err(adev->dev, "amdgpu_late_init failed\n");
2058 vga_switcheroo_fini_domain_pm_ops(adev->dev);
2063 * amdgpu_device_fini - tear down the driver
2065 * @adev: amdgpu_device pointer
2067 * Tear down the driver info (all asics).
2068 * Called at driver shutdown.
2070 void amdgpu_device_fini(struct amdgpu_device *adev)
2074 DRM_INFO("amdgpu: finishing device.\n");
2075 adev->shutdown = true;
2076 drm_crtc_force_disable_all(adev->ddev);
2077 /* evict vram memory */
2078 amdgpu_bo_evict_vram(adev);
2079 amdgpu_ib_pool_fini(adev);
2080 amdgpu_fence_driver_fini(adev);
2081 amdgpu_fbdev_fini(adev);
2082 r = amdgpu_fini(adev);
2083 adev->accel_working = false;
2084 /* free i2c buses */
2085 amdgpu_i2c_fini(adev);
2086 amdgpu_atombios_fini(adev);
2089 if (!pci_is_thunderbolt_attached(adev->pdev))
2090 vga_switcheroo_unregister_client(adev->pdev);
2091 if (adev->flags & AMD_IS_PX)
2092 vga_switcheroo_fini_domain_pm_ops(adev->dev);
2093 vga_client_register(adev->pdev, NULL, NULL, NULL);
2095 pci_iounmap(adev->pdev, adev->rio_mem);
2096 adev->rio_mem = NULL;
2097 iounmap(adev->rmmio);
2099 if (adev->asic_type >= CHIP_BONAIRE)
2100 amdgpu_doorbell_fini(adev);
2101 amdgpu_debugfs_regs_cleanup(adev);
2109 * amdgpu_device_suspend - initiate device suspend
2111 * @pdev: drm dev pointer
2112 * @state: suspend state
2114 * Puts the hw in the suspend state (all asics).
2115 * Returns 0 for success or an error on failure.
2116 * Called at driver suspend.
2118 int amdgpu_device_suspend(struct drm_device *dev, bool suspend, bool fbcon)
2120 struct amdgpu_device *adev;
2121 struct drm_crtc *crtc;
2122 struct drm_connector *connector;
2125 if (dev == NULL || dev->dev_private == NULL) {
2129 adev = dev->dev_private;
2131 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
2134 drm_kms_helper_poll_disable(dev);
2136 /* turn off display hw */
2137 drm_modeset_lock_all(dev);
2138 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
2139 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
2141 drm_modeset_unlock_all(dev);
2143 /* unpin the front buffers and cursors */
2144 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
2145 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2146 struct amdgpu_framebuffer *rfb = to_amdgpu_framebuffer(crtc->primary->fb);
2147 struct amdgpu_bo *robj;
2149 if (amdgpu_crtc->cursor_bo) {
2150 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2151 r = amdgpu_bo_reserve(aobj, false);
2153 amdgpu_bo_unpin(aobj);
2154 amdgpu_bo_unreserve(aobj);
2158 if (rfb == NULL || rfb->obj == NULL) {
2161 robj = gem_to_amdgpu_bo(rfb->obj);
2162 /* don't unpin kernel fb objects */
2163 if (!amdgpu_fbdev_robj_is_fb(adev, robj)) {
2164 r = amdgpu_bo_reserve(robj, false);
2166 amdgpu_bo_unpin(robj);
2167 amdgpu_bo_unreserve(robj);
2171 /* evict vram memory */
2172 amdgpu_bo_evict_vram(adev);
2174 amdgpu_fence_driver_suspend(adev);
2176 r = amdgpu_suspend(adev);
2178 /* evict remaining vram memory
2179 * This second call to evict vram is to evict the gart page table
2182 amdgpu_bo_evict_vram(adev);
2184 if (adev->is_atom_fw)
2185 amdgpu_atomfirmware_scratch_regs_save(adev);
2187 amdgpu_atombios_scratch_regs_save(adev);
2188 pci_save_state(dev->pdev);
2190 /* Shut down the device */
2191 pci_disable_device(dev->pdev);
2192 pci_set_power_state(dev->pdev, PCI_D3hot);
2194 r = amdgpu_asic_reset(adev);
2196 DRM_ERROR("amdgpu asic reset failed\n");
2201 amdgpu_fbdev_set_suspend(adev, 1);
2208 * amdgpu_device_resume - initiate device resume
2210 * @pdev: drm dev pointer
2212 * Bring the hw back to operating state (all asics).
2213 * Returns 0 for success or an error on failure.
2214 * Called at driver resume.
2216 int amdgpu_device_resume(struct drm_device *dev, bool resume, bool fbcon)
2218 struct drm_connector *connector;
2219 struct amdgpu_device *adev = dev->dev_private;
2220 struct drm_crtc *crtc;
2223 if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
2230 pci_set_power_state(dev->pdev, PCI_D0);
2231 pci_restore_state(dev->pdev);
2232 r = pci_enable_device(dev->pdev);
2239 if (adev->is_atom_fw)
2240 amdgpu_atomfirmware_scratch_regs_restore(adev);
2242 amdgpu_atombios_scratch_regs_restore(adev);
2245 if (amdgpu_need_post(adev)) {
2246 r = amdgpu_atom_asic_init(adev->mode_info.atom_context);
2248 DRM_ERROR("amdgpu asic init failed\n");
2251 r = amdgpu_resume(adev);
2253 DRM_ERROR("amdgpu_resume failed (%d).\n", r);
2256 amdgpu_fence_driver_resume(adev);
2259 r = amdgpu_ib_ring_tests(adev);
2261 DRM_ERROR("ib ring test failed (%d).\n", r);
2264 r = amdgpu_late_init(adev);
2272 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
2273 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2275 if (amdgpu_crtc->cursor_bo) {
2276 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2277 r = amdgpu_bo_reserve(aobj, false);
2279 r = amdgpu_bo_pin(aobj,
2280 AMDGPU_GEM_DOMAIN_VRAM,
2281 &amdgpu_crtc->cursor_addr);
2283 DRM_ERROR("Failed to pin cursor BO (%d)\n", r);
2284 amdgpu_bo_unreserve(aobj);
2289 /* blat the mode back in */
2291 drm_helper_resume_force_mode(dev);
2292 /* turn on display hw */
2293 drm_modeset_lock_all(dev);
2294 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
2295 drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
2297 drm_modeset_unlock_all(dev);
2300 drm_kms_helper_poll_enable(dev);
2303 * Most of the connector probing functions try to acquire runtime pm
2304 * refs to ensure that the GPU is powered on when connector polling is
2305 * performed. Since we're calling this from a runtime PM callback,
2306 * trying to acquire rpm refs will cause us to deadlock.
2308 * Since we're guaranteed to be holding the rpm lock, it's safe to
2309 * temporarily disable the rpm helpers so this doesn't deadlock us.
2312 dev->dev->power.disable_depth++;
2314 drm_helper_hpd_irq_event(dev);
2316 dev->dev->power.disable_depth--;
2320 amdgpu_fbdev_set_suspend(adev, 0);
2327 static bool amdgpu_check_soft_reset(struct amdgpu_device *adev)
2330 bool asic_hang = false;
2332 for (i = 0; i < adev->num_ip_blocks; i++) {
2333 if (!adev->ip_blocks[i].status.valid)
2335 if (adev->ip_blocks[i].version->funcs->check_soft_reset)
2336 adev->ip_blocks[i].status.hang =
2337 adev->ip_blocks[i].version->funcs->check_soft_reset(adev);
2338 if (adev->ip_blocks[i].status.hang) {
2339 DRM_INFO("IP block:%s is hung!\n", adev->ip_blocks[i].version->funcs->name);
2346 static int amdgpu_pre_soft_reset(struct amdgpu_device *adev)
2350 for (i = 0; i < adev->num_ip_blocks; i++) {
2351 if (!adev->ip_blocks[i].status.valid)
2353 if (adev->ip_blocks[i].status.hang &&
2354 adev->ip_blocks[i].version->funcs->pre_soft_reset) {
2355 r = adev->ip_blocks[i].version->funcs->pre_soft_reset(adev);
2364 static bool amdgpu_need_full_reset(struct amdgpu_device *adev)
2368 for (i = 0; i < adev->num_ip_blocks; i++) {
2369 if (!adev->ip_blocks[i].status.valid)
2371 if ((adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) ||
2372 (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_SMC) ||
2373 (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_ACP) ||
2374 (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_DCE)) {
2375 if (adev->ip_blocks[i].status.hang) {
2376 DRM_INFO("Some block need full reset!\n");
2384 static int amdgpu_soft_reset(struct amdgpu_device *adev)
2388 for (i = 0; i < adev->num_ip_blocks; i++) {
2389 if (!adev->ip_blocks[i].status.valid)
2391 if (adev->ip_blocks[i].status.hang &&
2392 adev->ip_blocks[i].version->funcs->soft_reset) {
2393 r = adev->ip_blocks[i].version->funcs->soft_reset(adev);
2402 static int amdgpu_post_soft_reset(struct amdgpu_device *adev)
2406 for (i = 0; i < adev->num_ip_blocks; i++) {
2407 if (!adev->ip_blocks[i].status.valid)
2409 if (adev->ip_blocks[i].status.hang &&
2410 adev->ip_blocks[i].version->funcs->post_soft_reset)
2411 r = adev->ip_blocks[i].version->funcs->post_soft_reset(adev);
2419 bool amdgpu_need_backup(struct amdgpu_device *adev)
2421 if (adev->flags & AMD_IS_APU)
2424 return amdgpu_lockup_timeout > 0 ? true : false;
2427 static int amdgpu_recover_vram_from_shadow(struct amdgpu_device *adev,
2428 struct amdgpu_ring *ring,
2429 struct amdgpu_bo *bo,
2430 struct dma_fence **fence)
2438 r = amdgpu_bo_reserve(bo, false);
2441 domain = amdgpu_mem_type_to_domain(bo->tbo.mem.mem_type);
2442 /* if bo has been evicted, then no need to recover */
2443 if (domain == AMDGPU_GEM_DOMAIN_VRAM) {
2444 r = amdgpu_bo_restore_from_shadow(adev, ring, bo,
2447 DRM_ERROR("recover page table failed!\n");
2452 amdgpu_bo_unreserve(bo);
2457 * amdgpu_sriov_gpu_reset - reset the asic
2459 * @adev: amdgpu device pointer
2460 * @voluntary: if this reset is requested by guest.
2461 * (true means by guest and false means by HYPERVISOR )
2463 * Attempt the reset the GPU if it has hung (all asics).
2465 * Returns 0 for success or an error on failure.
2467 int amdgpu_sriov_gpu_reset(struct amdgpu_device *adev, bool voluntary)
2471 struct amdgpu_bo *bo, *tmp;
2472 struct amdgpu_ring *ring;
2473 struct dma_fence *fence = NULL, *next = NULL;
2475 mutex_lock(&adev->virt.lock_reset);
2476 atomic_inc(&adev->gpu_reset_counter);
2477 adev->gfx.in_reset = true;
2480 resched = ttm_bo_lock_delayed_workqueue(&adev->mman.bdev);
2482 /* block scheduler */
2483 for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
2484 ring = adev->rings[i];
2486 if (!ring || !ring->sched.thread)
2489 kthread_park(ring->sched.thread);
2490 amd_sched_hw_job_reset(&ring->sched);
2493 /* after all hw jobs are reset, hw fence is meaningless, so force_completion */
2494 amdgpu_fence_driver_force_completion(adev);
2496 /* request to take full control of GPU before re-initialization */
2498 amdgpu_virt_reset_gpu(adev);
2500 amdgpu_virt_request_full_gpu(adev, true);
2503 /* Resume IP prior to SMC */
2504 amdgpu_sriov_reinit_early(adev);
2506 /* we need recover gart prior to run SMC/CP/SDMA resume */
2507 amdgpu_ttm_recover_gart(adev);
2509 /* now we are okay to resume SMC/CP/SDMA */
2510 amdgpu_sriov_reinit_late(adev);
2512 amdgpu_irq_gpu_reset_resume_helper(adev);
2514 if (amdgpu_ib_ring_tests(adev))
2515 dev_err(adev->dev, "[GPU_RESET] ib ring test failed (%d).\n", r);
2517 /* release full control of GPU after ib test */
2518 amdgpu_virt_release_full_gpu(adev, true);
2520 DRM_INFO("recover vram bo from shadow\n");
2522 ring = adev->mman.buffer_funcs_ring;
2523 mutex_lock(&adev->shadow_list_lock);
2524 list_for_each_entry_safe(bo, tmp, &adev->shadow_list, shadow_list) {
2525 amdgpu_recover_vram_from_shadow(adev, ring, bo, &next);
2527 r = dma_fence_wait(fence, false);
2529 WARN(r, "recovery from shadow isn't completed\n");
2534 dma_fence_put(fence);
2537 mutex_unlock(&adev->shadow_list_lock);
2540 r = dma_fence_wait(fence, false);
2542 WARN(r, "recovery from shadow isn't completed\n");
2544 dma_fence_put(fence);
2546 for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
2547 struct amdgpu_ring *ring = adev->rings[i];
2548 if (!ring || !ring->sched.thread)
2551 amd_sched_job_recovery(&ring->sched);
2552 kthread_unpark(ring->sched.thread);
2555 drm_helper_resume_force_mode(adev->ddev);
2556 ttm_bo_unlock_delayed_workqueue(&adev->mman.bdev, resched);
2558 /* bad news, how to tell it to userspace ? */
2559 dev_info(adev->dev, "GPU reset failed\n");
2562 adev->gfx.in_reset = false;
2563 mutex_unlock(&adev->virt.lock_reset);
2568 * amdgpu_gpu_reset - reset the asic
2570 * @adev: amdgpu device pointer
2572 * Attempt the reset the GPU if it has hung (all asics).
2573 * Returns 0 for success or an error on failure.
2575 int amdgpu_gpu_reset(struct amdgpu_device *adev)
2579 bool need_full_reset;
2581 if (amdgpu_sriov_vf(adev))
2582 return amdgpu_sriov_gpu_reset(adev, true);
2584 if (!amdgpu_check_soft_reset(adev)) {
2585 DRM_INFO("No hardware hang detected. Did some blocks stall?\n");
2589 atomic_inc(&adev->gpu_reset_counter);
2592 resched = ttm_bo_lock_delayed_workqueue(&adev->mman.bdev);
2594 /* block scheduler */
2595 for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
2596 struct amdgpu_ring *ring = adev->rings[i];
2600 kthread_park(ring->sched.thread);
2601 amd_sched_hw_job_reset(&ring->sched);
2603 /* after all hw jobs are reset, hw fence is meaningless, so force_completion */
2604 amdgpu_fence_driver_force_completion(adev);
2606 need_full_reset = amdgpu_need_full_reset(adev);
2608 if (!need_full_reset) {
2609 amdgpu_pre_soft_reset(adev);
2610 r = amdgpu_soft_reset(adev);
2611 amdgpu_post_soft_reset(adev);
2612 if (r || amdgpu_check_soft_reset(adev)) {
2613 DRM_INFO("soft reset failed, will fallback to full reset!\n");
2614 need_full_reset = true;
2618 if (need_full_reset) {
2619 r = amdgpu_suspend(adev);
2622 /* Disable fb access */
2623 if (adev->mode_info.num_crtc) {
2624 struct amdgpu_mode_mc_save save;
2625 amdgpu_display_stop_mc_access(adev, &save);
2626 amdgpu_wait_for_idle(adev, AMD_IP_BLOCK_TYPE_GMC);
2628 if (adev->is_atom_fw)
2629 amdgpu_atomfirmware_scratch_regs_save(adev);
2631 amdgpu_atombios_scratch_regs_save(adev);
2632 r = amdgpu_asic_reset(adev);
2633 if (adev->is_atom_fw)
2634 amdgpu_atomfirmware_scratch_regs_restore(adev);
2636 amdgpu_atombios_scratch_regs_restore(adev);
2638 amdgpu_atom_asic_init(adev->mode_info.atom_context);
2641 dev_info(adev->dev, "GPU reset succeeded, trying to resume\n");
2642 r = amdgpu_resume(adev);
2646 amdgpu_irq_gpu_reset_resume_helper(adev);
2647 if (need_full_reset && amdgpu_need_backup(adev)) {
2648 r = amdgpu_ttm_recover_gart(adev);
2650 DRM_ERROR("gart recovery failed!!!\n");
2652 r = amdgpu_ib_ring_tests(adev);
2654 dev_err(adev->dev, "ib ring test failed (%d).\n", r);
2655 r = amdgpu_suspend(adev);
2656 need_full_reset = true;
2660 * recovery vm page tables, since we cannot depend on VRAM is
2661 * consistent after gpu full reset.
2663 if (need_full_reset && amdgpu_need_backup(adev)) {
2664 struct amdgpu_ring *ring = adev->mman.buffer_funcs_ring;
2665 struct amdgpu_bo *bo, *tmp;
2666 struct dma_fence *fence = NULL, *next = NULL;
2668 DRM_INFO("recover vram bo from shadow\n");
2669 mutex_lock(&adev->shadow_list_lock);
2670 list_for_each_entry_safe(bo, tmp, &adev->shadow_list, shadow_list) {
2671 amdgpu_recover_vram_from_shadow(adev, ring, bo, &next);
2673 r = dma_fence_wait(fence, false);
2675 WARN(r, "recovery from shadow isn't completed\n");
2680 dma_fence_put(fence);
2683 mutex_unlock(&adev->shadow_list_lock);
2685 r = dma_fence_wait(fence, false);
2687 WARN(r, "recovery from shadow isn't completed\n");
2689 dma_fence_put(fence);
2691 for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
2692 struct amdgpu_ring *ring = adev->rings[i];
2696 amd_sched_job_recovery(&ring->sched);
2697 kthread_unpark(ring->sched.thread);
2700 dev_err(adev->dev, "asic resume failed (%d).\n", r);
2701 for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
2702 if (adev->rings[i]) {
2703 kthread_unpark(adev->rings[i]->sched.thread);
2708 drm_helper_resume_force_mode(adev->ddev);
2710 ttm_bo_unlock_delayed_workqueue(&adev->mman.bdev, resched);
2712 /* bad news, how to tell it to userspace ? */
2713 dev_info(adev->dev, "GPU reset failed\n");
2719 void amdgpu_get_pcie_info(struct amdgpu_device *adev)
2724 if (amdgpu_pcie_gen_cap)
2725 adev->pm.pcie_gen_mask = amdgpu_pcie_gen_cap;
2727 if (amdgpu_pcie_lane_cap)
2728 adev->pm.pcie_mlw_mask = amdgpu_pcie_lane_cap;
2730 /* covers APUs as well */
2731 if (pci_is_root_bus(adev->pdev->bus)) {
2732 if (adev->pm.pcie_gen_mask == 0)
2733 adev->pm.pcie_gen_mask = AMDGPU_DEFAULT_PCIE_GEN_MASK;
2734 if (adev->pm.pcie_mlw_mask == 0)
2735 adev->pm.pcie_mlw_mask = AMDGPU_DEFAULT_PCIE_MLW_MASK;
2739 if (adev->pm.pcie_gen_mask == 0) {
2740 ret = drm_pcie_get_speed_cap_mask(adev->ddev, &mask);
2742 adev->pm.pcie_gen_mask = (CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN1 |
2743 CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN2 |
2744 CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3);
2746 if (mask & DRM_PCIE_SPEED_25)
2747 adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1;
2748 if (mask & DRM_PCIE_SPEED_50)
2749 adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2;
2750 if (mask & DRM_PCIE_SPEED_80)
2751 adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3;
2753 adev->pm.pcie_gen_mask = AMDGPU_DEFAULT_PCIE_GEN_MASK;
2756 if (adev->pm.pcie_mlw_mask == 0) {
2757 ret = drm_pcie_get_max_link_width(adev->ddev, &mask);
2761 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X32 |
2762 CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 |
2763 CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 |
2764 CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 |
2765 CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 |
2766 CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2767 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2770 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 |
2771 CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 |
2772 CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 |
2773 CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 |
2774 CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2775 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2778 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 |
2779 CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 |
2780 CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 |
2781 CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2782 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2785 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 |
2786 CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 |
2787 CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2788 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2791 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 |
2792 CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2793 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2796 adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 |
2797 CAIL_PCIE_LINK_WIDTH_SUPPORT_X1);
2800 adev->pm.pcie_mlw_mask = CAIL_PCIE_LINK_WIDTH_SUPPORT_X1;
2806 adev->pm.pcie_mlw_mask = AMDGPU_DEFAULT_PCIE_MLW_MASK;
2814 int amdgpu_debugfs_add_files(struct amdgpu_device *adev,
2815 const struct drm_info_list *files,
2820 for (i = 0; i < adev->debugfs_count; i++) {
2821 if (adev->debugfs[i].files == files) {
2822 /* Already registered */
2827 i = adev->debugfs_count + 1;
2828 if (i > AMDGPU_DEBUGFS_MAX_COMPONENTS) {
2829 DRM_ERROR("Reached maximum number of debugfs components.\n");
2830 DRM_ERROR("Report so we increase "
2831 "AMDGPU_DEBUGFS_MAX_COMPONENTS.\n");
2834 adev->debugfs[adev->debugfs_count].files = files;
2835 adev->debugfs[adev->debugfs_count].num_files = nfiles;
2836 adev->debugfs_count = i;
2837 #if defined(CONFIG_DEBUG_FS)
2838 drm_debugfs_create_files(files, nfiles,
2839 adev->ddev->primary->debugfs_root,
2840 adev->ddev->primary);
2845 #if defined(CONFIG_DEBUG_FS)
2847 static ssize_t amdgpu_debugfs_regs_read(struct file *f, char __user *buf,
2848 size_t size, loff_t *pos)
2850 struct amdgpu_device *adev = file_inode(f)->i_private;
2853 bool pm_pg_lock, use_bank;
2854 unsigned instance_bank, sh_bank, se_bank;
2856 if (size & 0x3 || *pos & 0x3)
2859 /* are we reading registers for which a PG lock is necessary? */
2860 pm_pg_lock = (*pos >> 23) & 1;
2862 if (*pos & (1ULL << 62)) {
2863 se_bank = (*pos >> 24) & 0x3FF;
2864 sh_bank = (*pos >> 34) & 0x3FF;
2865 instance_bank = (*pos >> 44) & 0x3FF;
2867 if (se_bank == 0x3FF)
2868 se_bank = 0xFFFFFFFF;
2869 if (sh_bank == 0x3FF)
2870 sh_bank = 0xFFFFFFFF;
2871 if (instance_bank == 0x3FF)
2872 instance_bank = 0xFFFFFFFF;
2878 *pos &= (1UL << 22) - 1;
2881 if ((sh_bank != 0xFFFFFFFF && sh_bank >= adev->gfx.config.max_sh_per_se) ||
2882 (se_bank != 0xFFFFFFFF && se_bank >= adev->gfx.config.max_shader_engines))
2884 mutex_lock(&adev->grbm_idx_mutex);
2885 amdgpu_gfx_select_se_sh(adev, se_bank,
2886 sh_bank, instance_bank);
2890 mutex_lock(&adev->pm.mutex);
2895 if (*pos > adev->rmmio_size)
2898 value = RREG32(*pos >> 2);
2899 r = put_user(value, (uint32_t *)buf);
2913 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
2914 mutex_unlock(&adev->grbm_idx_mutex);
2918 mutex_unlock(&adev->pm.mutex);
2923 static ssize_t amdgpu_debugfs_regs_write(struct file *f, const char __user *buf,
2924 size_t size, loff_t *pos)
2926 struct amdgpu_device *adev = file_inode(f)->i_private;
2929 bool pm_pg_lock, use_bank;
2930 unsigned instance_bank, sh_bank, se_bank;
2932 if (size & 0x3 || *pos & 0x3)
2935 /* are we reading registers for which a PG lock is necessary? */
2936 pm_pg_lock = (*pos >> 23) & 1;
2938 if (*pos & (1ULL << 62)) {
2939 se_bank = (*pos >> 24) & 0x3FF;
2940 sh_bank = (*pos >> 34) & 0x3FF;
2941 instance_bank = (*pos >> 44) & 0x3FF;
2943 if (se_bank == 0x3FF)
2944 se_bank = 0xFFFFFFFF;
2945 if (sh_bank == 0x3FF)
2946 sh_bank = 0xFFFFFFFF;
2947 if (instance_bank == 0x3FF)
2948 instance_bank = 0xFFFFFFFF;
2954 *pos &= (1UL << 22) - 1;
2957 if ((sh_bank != 0xFFFFFFFF && sh_bank >= adev->gfx.config.max_sh_per_se) ||
2958 (se_bank != 0xFFFFFFFF && se_bank >= adev->gfx.config.max_shader_engines))
2960 mutex_lock(&adev->grbm_idx_mutex);
2961 amdgpu_gfx_select_se_sh(adev, se_bank,
2962 sh_bank, instance_bank);
2966 mutex_lock(&adev->pm.mutex);
2971 if (*pos > adev->rmmio_size)
2974 r = get_user(value, (uint32_t *)buf);
2978 WREG32(*pos >> 2, value);
2987 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
2988 mutex_unlock(&adev->grbm_idx_mutex);
2992 mutex_unlock(&adev->pm.mutex);
2997 static ssize_t amdgpu_debugfs_regs_pcie_read(struct file *f, char __user *buf,
2998 size_t size, loff_t *pos)
3000 struct amdgpu_device *adev = file_inode(f)->i_private;
3004 if (size & 0x3 || *pos & 0x3)
3010 value = RREG32_PCIE(*pos >> 2);
3011 r = put_user(value, (uint32_t *)buf);
3024 static ssize_t amdgpu_debugfs_regs_pcie_write(struct file *f, const char __user *buf,
3025 size_t size, loff_t *pos)
3027 struct amdgpu_device *adev = file_inode(f)->i_private;
3031 if (size & 0x3 || *pos & 0x3)
3037 r = get_user(value, (uint32_t *)buf);
3041 WREG32_PCIE(*pos >> 2, value);
3052 static ssize_t amdgpu_debugfs_regs_didt_read(struct file *f, char __user *buf,
3053 size_t size, loff_t *pos)
3055 struct amdgpu_device *adev = file_inode(f)->i_private;
3059 if (size & 0x3 || *pos & 0x3)
3065 value = RREG32_DIDT(*pos >> 2);
3066 r = put_user(value, (uint32_t *)buf);
3079 static ssize_t amdgpu_debugfs_regs_didt_write(struct file *f, const char __user *buf,
3080 size_t size, loff_t *pos)
3082 struct amdgpu_device *adev = file_inode(f)->i_private;
3086 if (size & 0x3 || *pos & 0x3)
3092 r = get_user(value, (uint32_t *)buf);
3096 WREG32_DIDT(*pos >> 2, value);
3107 static ssize_t amdgpu_debugfs_regs_smc_read(struct file *f, char __user *buf,
3108 size_t size, loff_t *pos)
3110 struct amdgpu_device *adev = file_inode(f)->i_private;
3114 if (size & 0x3 || *pos & 0x3)
3120 value = RREG32_SMC(*pos);
3121 r = put_user(value, (uint32_t *)buf);
3134 static ssize_t amdgpu_debugfs_regs_smc_write(struct file *f, const char __user *buf,
3135 size_t size, loff_t *pos)
3137 struct amdgpu_device *adev = file_inode(f)->i_private;
3141 if (size & 0x3 || *pos & 0x3)
3147 r = get_user(value, (uint32_t *)buf);
3151 WREG32_SMC(*pos, value);
3162 static ssize_t amdgpu_debugfs_gca_config_read(struct file *f, char __user *buf,
3163 size_t size, loff_t *pos)
3165 struct amdgpu_device *adev = file_inode(f)->i_private;
3168 uint32_t *config, no_regs = 0;
3170 if (size & 0x3 || *pos & 0x3)
3173 config = kmalloc_array(256, sizeof(*config), GFP_KERNEL);
3177 /* version, increment each time something is added */
3178 config[no_regs++] = 3;
3179 config[no_regs++] = adev->gfx.config.max_shader_engines;
3180 config[no_regs++] = adev->gfx.config.max_tile_pipes;
3181 config[no_regs++] = adev->gfx.config.max_cu_per_sh;
3182 config[no_regs++] = adev->gfx.config.max_sh_per_se;
3183 config[no_regs++] = adev->gfx.config.max_backends_per_se;
3184 config[no_regs++] = adev->gfx.config.max_texture_channel_caches;
3185 config[no_regs++] = adev->gfx.config.max_gprs;
3186 config[no_regs++] = adev->gfx.config.max_gs_threads;
3187 config[no_regs++] = adev->gfx.config.max_hw_contexts;
3188 config[no_regs++] = adev->gfx.config.sc_prim_fifo_size_frontend;
3189 config[no_regs++] = adev->gfx.config.sc_prim_fifo_size_backend;
3190 config[no_regs++] = adev->gfx.config.sc_hiz_tile_fifo_size;
3191 config[no_regs++] = adev->gfx.config.sc_earlyz_tile_fifo_size;
3192 config[no_regs++] = adev->gfx.config.num_tile_pipes;
3193 config[no_regs++] = adev->gfx.config.backend_enable_mask;
3194 config[no_regs++] = adev->gfx.config.mem_max_burst_length_bytes;
3195 config[no_regs++] = adev->gfx.config.mem_row_size_in_kb;
3196 config[no_regs++] = adev->gfx.config.shader_engine_tile_size;
3197 config[no_regs++] = adev->gfx.config.num_gpus;
3198 config[no_regs++] = adev->gfx.config.multi_gpu_tile_size;
3199 config[no_regs++] = adev->gfx.config.mc_arb_ramcfg;
3200 config[no_regs++] = adev->gfx.config.gb_addr_config;
3201 config[no_regs++] = adev->gfx.config.num_rbs;
3204 config[no_regs++] = adev->rev_id;
3205 config[no_regs++] = adev->pg_flags;
3206 config[no_regs++] = adev->cg_flags;
3209 config[no_regs++] = adev->family;
3210 config[no_regs++] = adev->external_rev_id;
3213 config[no_regs++] = adev->pdev->device;
3214 config[no_regs++] = adev->pdev->revision;
3215 config[no_regs++] = adev->pdev->subsystem_device;
3216 config[no_regs++] = adev->pdev->subsystem_vendor;
3218 while (size && (*pos < no_regs * 4)) {
3221 value = config[*pos >> 2];
3222 r = put_user(value, (uint32_t *)buf);
3238 static ssize_t amdgpu_debugfs_sensor_read(struct file *f, char __user *buf,
3239 size_t size, loff_t *pos)
3241 struct amdgpu_device *adev = file_inode(f)->i_private;
3242 int idx, x, outsize, r, valuesize;
3243 uint32_t values[16];
3245 if (size & 3 || *pos & 0x3)
3248 if (amdgpu_dpm == 0)
3251 /* convert offset to sensor number */
3254 valuesize = sizeof(values);
3255 if (adev->powerplay.pp_funcs && adev->powerplay.pp_funcs->read_sensor)
3256 r = adev->powerplay.pp_funcs->read_sensor(adev->powerplay.pp_handle, idx, &values[0], &valuesize);
3257 else if (adev->pm.funcs && adev->pm.funcs->read_sensor)
3258 r = adev->pm.funcs->read_sensor(adev, idx, &values[0],
3263 if (size > valuesize)
3270 r = put_user(values[x++], (int32_t *)buf);
3277 return !r ? outsize : r;
3280 static ssize_t amdgpu_debugfs_wave_read(struct file *f, char __user *buf,
3281 size_t size, loff_t *pos)
3283 struct amdgpu_device *adev = f->f_inode->i_private;
3286 uint32_t offset, se, sh, cu, wave, simd, data[32];
3288 if (size & 3 || *pos & 3)
3292 offset = (*pos & 0x7F);
3293 se = ((*pos >> 7) & 0xFF);
3294 sh = ((*pos >> 15) & 0xFF);
3295 cu = ((*pos >> 23) & 0xFF);
3296 wave = ((*pos >> 31) & 0xFF);
3297 simd = ((*pos >> 37) & 0xFF);
3299 /* switch to the specific se/sh/cu */
3300 mutex_lock(&adev->grbm_idx_mutex);
3301 amdgpu_gfx_select_se_sh(adev, se, sh, cu);
3304 if (adev->gfx.funcs->read_wave_data)
3305 adev->gfx.funcs->read_wave_data(adev, simd, wave, data, &x);
3307 amdgpu_gfx_select_se_sh(adev, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF);
3308 mutex_unlock(&adev->grbm_idx_mutex);
3313 while (size && (offset < x * 4)) {
3316 value = data[offset >> 2];
3317 r = put_user(value, (uint32_t *)buf);
3330 static ssize_t amdgpu_debugfs_gpr_read(struct file *f, char __user *buf,
3331 size_t size, loff_t *pos)
3333 struct amdgpu_device *adev = f->f_inode->i_private;
3336 uint32_t offset, se, sh, cu, wave, simd, thread, bank, *data;
3338 if (size & 3 || *pos & 3)
3342 offset = (*pos & 0xFFF); /* in dwords */
3343 se = ((*pos >> 12) & 0xFF);
3344 sh = ((*pos >> 20) & 0xFF);
3345 cu = ((*pos >> 28) & 0xFF);
3346 wave = ((*pos >> 36) & 0xFF);
3347 simd = ((*pos >> 44) & 0xFF);
3348 thread = ((*pos >> 52) & 0xFF);
3349 bank = ((*pos >> 60) & 1);
3351 data = kmalloc_array(1024, sizeof(*data), GFP_KERNEL);
3355 /* switch to the specific se/sh/cu */
3356 mutex_lock(&adev->grbm_idx_mutex);
3357 amdgpu_gfx_select_se_sh(adev, se, sh, cu);
3360 if (adev->gfx.funcs->read_wave_vgprs)
3361 adev->gfx.funcs->read_wave_vgprs(adev, simd, wave, thread, offset, size>>2, data);
3363 if (adev->gfx.funcs->read_wave_sgprs)
3364 adev->gfx.funcs->read_wave_sgprs(adev, simd, wave, offset, size>>2, data);
3367 amdgpu_gfx_select_se_sh(adev, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF);
3368 mutex_unlock(&adev->grbm_idx_mutex);
3373 value = data[offset++];
3374 r = put_user(value, (uint32_t *)buf);
3390 static const struct file_operations amdgpu_debugfs_regs_fops = {
3391 .owner = THIS_MODULE,
3392 .read = amdgpu_debugfs_regs_read,
3393 .write = amdgpu_debugfs_regs_write,
3394 .llseek = default_llseek
3396 static const struct file_operations amdgpu_debugfs_regs_didt_fops = {
3397 .owner = THIS_MODULE,
3398 .read = amdgpu_debugfs_regs_didt_read,
3399 .write = amdgpu_debugfs_regs_didt_write,
3400 .llseek = default_llseek
3402 static const struct file_operations amdgpu_debugfs_regs_pcie_fops = {
3403 .owner = THIS_MODULE,
3404 .read = amdgpu_debugfs_regs_pcie_read,
3405 .write = amdgpu_debugfs_regs_pcie_write,
3406 .llseek = default_llseek
3408 static const struct file_operations amdgpu_debugfs_regs_smc_fops = {
3409 .owner = THIS_MODULE,
3410 .read = amdgpu_debugfs_regs_smc_read,
3411 .write = amdgpu_debugfs_regs_smc_write,
3412 .llseek = default_llseek
3415 static const struct file_operations amdgpu_debugfs_gca_config_fops = {
3416 .owner = THIS_MODULE,
3417 .read = amdgpu_debugfs_gca_config_read,
3418 .llseek = default_llseek
3421 static const struct file_operations amdgpu_debugfs_sensors_fops = {
3422 .owner = THIS_MODULE,
3423 .read = amdgpu_debugfs_sensor_read,
3424 .llseek = default_llseek
3427 static const struct file_operations amdgpu_debugfs_wave_fops = {
3428 .owner = THIS_MODULE,
3429 .read = amdgpu_debugfs_wave_read,
3430 .llseek = default_llseek
3432 static const struct file_operations amdgpu_debugfs_gpr_fops = {
3433 .owner = THIS_MODULE,
3434 .read = amdgpu_debugfs_gpr_read,
3435 .llseek = default_llseek
3438 static const struct file_operations *debugfs_regs[] = {
3439 &amdgpu_debugfs_regs_fops,
3440 &amdgpu_debugfs_regs_didt_fops,
3441 &amdgpu_debugfs_regs_pcie_fops,
3442 &amdgpu_debugfs_regs_smc_fops,
3443 &amdgpu_debugfs_gca_config_fops,
3444 &amdgpu_debugfs_sensors_fops,
3445 &amdgpu_debugfs_wave_fops,
3446 &amdgpu_debugfs_gpr_fops,
3449 static const char *debugfs_regs_names[] = {
3454 "amdgpu_gca_config",
3460 static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev)
3462 struct drm_minor *minor = adev->ddev->primary;
3463 struct dentry *ent, *root = minor->debugfs_root;
3466 for (i = 0; i < ARRAY_SIZE(debugfs_regs); i++) {
3467 ent = debugfs_create_file(debugfs_regs_names[i],
3468 S_IFREG | S_IRUGO, root,
3469 adev, debugfs_regs[i]);
3471 for (j = 0; j < i; j++) {
3472 debugfs_remove(adev->debugfs_regs[i]);
3473 adev->debugfs_regs[i] = NULL;
3475 return PTR_ERR(ent);
3479 i_size_write(ent->d_inode, adev->rmmio_size);
3480 adev->debugfs_regs[i] = ent;
3486 static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev)
3490 for (i = 0; i < ARRAY_SIZE(debugfs_regs); i++) {
3491 if (adev->debugfs_regs[i]) {
3492 debugfs_remove(adev->debugfs_regs[i]);
3493 adev->debugfs_regs[i] = NULL;
3498 int amdgpu_debugfs_init(struct drm_minor *minor)
3503 static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev)
3507 static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev) { }