2 * Copyright 2012 Maxime Ripard
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 * The code contained herein is licensed under the GNU General Public
7 * License. You may obtain a copy of the GNU General Public License
8 * Version 2 or later at the following locations:
10 * http://www.opensource.org/licenses/gpl-license.html
11 * http://www.gnu.org/copyleft/gpl.html
14 #include "skeleton.dtsi"
16 #include <dt-bindings/thermal/thermal.h>
18 #include <dt-bindings/dma/sun4i-a10.h>
19 #include <dt-bindings/pinctrl/sun4i-a10.h>
22 interrupt-parent = <&intc>;
35 compatible = "allwinner,simple-framebuffer",
37 allwinner,pipeline = "de_be0-lcd0";
38 clocks = <&pll5 1>, <&ahb_gates 36>, <&ahb_gates 44>;
49 compatible = "arm,cortex-a8";
52 clock-latency = <244144>; /* 8 32k periods */
64 cooling-min-level = <0>;
65 cooling-max-level = <6>;
72 polling-delay-passive = <250>;
73 polling-delay = <1000>;
74 thermal-sensors = <&rtp>;
79 cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
84 cpu_alert0: cpu_alert0 {
86 temperature = <850000>;
93 temperature = <100000>;
102 reg = <0x40000000 0x20000000>;
106 #address-cells = <1>;
111 * This is a dummy clock, to be used as placeholder on
112 * other mux clocks when a specific parent clock is not
113 * yet implemented. It should be dropped when the driver
118 compatible = "fixed-clock";
119 clock-frequency = <0>;
122 osc24M: clk@01c20050 {
124 compatible = "allwinner,sun4i-a10-osc-clk";
125 reg = <0x01c20050 0x4>;
126 clock-frequency = <24000000>;
127 clock-output-names = "osc24M";
132 compatible = "fixed-clock";
133 clock-frequency = <32768>;
134 clock-output-names = "osc32k";
139 compatible = "allwinner,sun4i-a10-pll1-clk";
140 reg = <0x01c20000 0x4>;
142 clock-output-names = "pll1";
147 compatible = "allwinner,sun4i-a10-pll1-clk";
148 reg = <0x01c20018 0x4>;
150 clock-output-names = "pll4";
155 compatible = "allwinner,sun4i-a10-pll5-clk";
156 reg = <0x01c20020 0x4>;
158 clock-output-names = "pll5_ddr", "pll5_other";
163 compatible = "allwinner,sun4i-a10-pll6-clk";
164 reg = <0x01c20028 0x4>;
166 clock-output-names = "pll6_sata", "pll6_other", "pll6";
172 compatible = "allwinner,sun4i-a10-cpu-clk";
173 reg = <0x01c20054 0x4>;
174 clocks = <&osc32k>, <&osc24M>, <&pll1>, <&dummy>;
175 clock-output-names = "cpu";
180 compatible = "allwinner,sun4i-a10-axi-clk";
181 reg = <0x01c20054 0x4>;
183 clock-output-names = "axi";
186 axi_gates: clk@01c2005c {
188 compatible = "allwinner,sun4i-a10-axi-gates-clk";
189 reg = <0x01c2005c 0x4>;
191 clock-output-names = "axi_dram";
196 compatible = "allwinner,sun4i-a10-ahb-clk";
197 reg = <0x01c20054 0x4>;
199 clock-output-names = "ahb";
202 ahb_gates: clk@01c20060 {
204 compatible = "allwinner,sun5i-a13-ahb-gates-clk";
205 reg = <0x01c20060 0x8>;
207 clock-output-names = "ahb_usbotg", "ahb_ehci", "ahb_ohci",
208 "ahb_ss", "ahb_dma", "ahb_bist", "ahb_mmc0",
209 "ahb_mmc1", "ahb_mmc2", "ahb_nand", "ahb_sdram",
210 "ahb_spi0", "ahb_spi1", "ahb_spi2", "ahb_stimer",
211 "ahb_ve", "ahb_lcd", "ahb_csi", "ahb_de_be",
212 "ahb_de_fe", "ahb_iep", "ahb_mali400";
215 apb0: apb0@01c20054 {
217 compatible = "allwinner,sun4i-a10-apb0-clk";
218 reg = <0x01c20054 0x4>;
220 clock-output-names = "apb0";
223 apb0_gates: clk@01c20068 {
225 compatible = "allwinner,sun5i-a13-apb0-gates-clk";
226 reg = <0x01c20068 0x4>;
228 clock-output-names = "apb0_codec", "apb0_pio", "apb0_ir";
233 compatible = "allwinner,sun4i-a10-apb1-clk";
234 reg = <0x01c20058 0x4>;
235 clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
236 clock-output-names = "apb1";
239 apb1_gates: clk@01c2006c {
241 compatible = "allwinner,sun5i-a13-apb1-gates-clk";
242 reg = <0x01c2006c 0x4>;
244 clock-output-names = "apb1_i2c0", "apb1_i2c1",
245 "apb1_i2c2", "apb1_uart1", "apb1_uart3";
248 nand_clk: clk@01c20080 {
250 compatible = "allwinner,sun4i-a10-mod0-clk";
251 reg = <0x01c20080 0x4>;
252 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
253 clock-output-names = "nand";
256 ms_clk: clk@01c20084 {
258 compatible = "allwinner,sun4i-a10-mod0-clk";
259 reg = <0x01c20084 0x4>;
260 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
261 clock-output-names = "ms";
264 mmc0_clk: clk@01c20088 {
266 compatible = "allwinner,sun4i-a10-mod0-clk";
267 reg = <0x01c20088 0x4>;
268 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
269 clock-output-names = "mmc0";
272 mmc1_clk: clk@01c2008c {
274 compatible = "allwinner,sun4i-a10-mod0-clk";
275 reg = <0x01c2008c 0x4>;
276 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
277 clock-output-names = "mmc1";
280 mmc2_clk: clk@01c20090 {
282 compatible = "allwinner,sun4i-a10-mod0-clk";
283 reg = <0x01c20090 0x4>;
284 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
285 clock-output-names = "mmc2";
288 ts_clk: clk@01c20098 {
290 compatible = "allwinner,sun4i-a10-mod0-clk";
291 reg = <0x01c20098 0x4>;
292 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
293 clock-output-names = "ts";
296 ss_clk: clk@01c2009c {
298 compatible = "allwinner,sun4i-a10-mod0-clk";
299 reg = <0x01c2009c 0x4>;
300 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
301 clock-output-names = "ss";
304 spi0_clk: clk@01c200a0 {
306 compatible = "allwinner,sun4i-a10-mod0-clk";
307 reg = <0x01c200a0 0x4>;
308 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
309 clock-output-names = "spi0";
312 spi1_clk: clk@01c200a4 {
314 compatible = "allwinner,sun4i-a10-mod0-clk";
315 reg = <0x01c200a4 0x4>;
316 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
317 clock-output-names = "spi1";
320 spi2_clk: clk@01c200a8 {
322 compatible = "allwinner,sun4i-a10-mod0-clk";
323 reg = <0x01c200a8 0x4>;
324 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
325 clock-output-names = "spi2";
328 ir0_clk: clk@01c200b0 {
330 compatible = "allwinner,sun4i-a10-mod0-clk";
331 reg = <0x01c200b0 0x4>;
332 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
333 clock-output-names = "ir0";
336 usb_clk: clk@01c200cc {
339 compatible = "allwinner,sun5i-a13-usb-clk";
340 reg = <0x01c200cc 0x4>;
342 clock-output-names = "usb_ohci0", "usb_phy";
345 mbus_clk: clk@01c2015c {
347 compatible = "allwinner,sun5i-a13-mbus-clk";
348 reg = <0x01c2015c 0x4>;
349 clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
350 clock-output-names = "mbus";
355 compatible = "simple-bus";
356 #address-cells = <1>;
360 dma: dma-controller@01c02000 {
361 compatible = "allwinner,sun4i-a10-dma";
362 reg = <0x01c02000 0x1000>;
364 clocks = <&ahb_gates 6>;
369 compatible = "allwinner,sun4i-a10-spi";
370 reg = <0x01c05000 0x1000>;
372 clocks = <&ahb_gates 20>, <&spi0_clk>;
373 clock-names = "ahb", "mod";
374 dmas = <&dma SUN4I_DMA_DEDICATED 27>,
375 <&dma SUN4I_DMA_DEDICATED 26>;
376 dma-names = "rx", "tx";
378 #address-cells = <1>;
383 compatible = "allwinner,sun4i-a10-spi";
384 reg = <0x01c06000 0x1000>;
386 clocks = <&ahb_gates 21>, <&spi1_clk>;
387 clock-names = "ahb", "mod";
388 dmas = <&dma SUN4I_DMA_DEDICATED 9>,
389 <&dma SUN4I_DMA_DEDICATED 8>;
390 dma-names = "rx", "tx";
392 #address-cells = <1>;
397 compatible = "allwinner,sun5i-a13-mmc";
398 reg = <0x01c0f000 0x1000>;
399 clocks = <&ahb_gates 8>, <&mmc0_clk>;
400 clock-names = "ahb", "mmc";
406 compatible = "allwinner,sun5i-a13-mmc";
407 reg = <0x01c11000 0x1000>;
408 clocks = <&ahb_gates 10>, <&mmc2_clk>;
409 clock-names = "ahb", "mmc";
414 usbphy: phy@01c13400 {
416 compatible = "allwinner,sun5i-a13-usb-phy";
417 reg = <0x01c13400 0x10 0x01c14800 0x4>;
418 reg-names = "phy_ctrl", "pmu1";
419 clocks = <&usb_clk 8>;
420 clock-names = "usb_phy";
421 resets = <&usb_clk 0>, <&usb_clk 1>;
422 reset-names = "usb0_reset", "usb1_reset";
426 ehci0: usb@01c14000 {
427 compatible = "allwinner,sun5i-a13-ehci", "generic-ehci";
428 reg = <0x01c14000 0x100>;
430 clocks = <&ahb_gates 1>;
436 ohci0: usb@01c14400 {
437 compatible = "allwinner,sun5i-a13-ohci", "generic-ohci";
438 reg = <0x01c14400 0x100>;
440 clocks = <&usb_clk 6>, <&ahb_gates 2>;
447 compatible = "allwinner,sun4i-a10-spi";
448 reg = <0x01c17000 0x1000>;
450 clocks = <&ahb_gates 22>, <&spi2_clk>;
451 clock-names = "ahb", "mod";
452 dmas = <&dma SUN4I_DMA_DEDICATED 29>,
453 <&dma SUN4I_DMA_DEDICATED 28>;
454 dma-names = "rx", "tx";
456 #address-cells = <1>;
460 intc: interrupt-controller@01c20400 {
461 compatible = "allwinner,sun4i-a10-ic";
462 reg = <0x01c20400 0x400>;
463 interrupt-controller;
464 #interrupt-cells = <1>;
467 pio: pinctrl@01c20800 {
468 compatible = "allwinner,sun5i-a13-pinctrl";
469 reg = <0x01c20800 0x400>;
471 clocks = <&apb0_gates 5>;
473 interrupt-controller;
474 #interrupt-cells = <2>;
478 uart1_pins_a: uart1@0 {
479 allwinner,pins = "PE10", "PE11";
480 allwinner,function = "uart1";
481 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
482 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
485 uart1_pins_b: uart1@1 {
486 allwinner,pins = "PG3", "PG4";
487 allwinner,function = "uart1";
488 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
489 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
492 i2c0_pins_a: i2c0@0 {
493 allwinner,pins = "PB0", "PB1";
494 allwinner,function = "i2c0";
495 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
496 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
499 i2c1_pins_a: i2c1@0 {
500 allwinner,pins = "PB15", "PB16";
501 allwinner,function = "i2c1";
502 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
503 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
506 i2c2_pins_a: i2c2@0 {
507 allwinner,pins = "PB17", "PB18";
508 allwinner,function = "i2c2";
509 allwinner,drive = <SUN4I_PINCTRL_10_MA>;
510 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
513 mmc0_pins_a: mmc0@0 {
514 allwinner,pins = "PF0","PF1","PF2","PF3","PF4","PF5";
515 allwinner,function = "mmc0";
516 allwinner,drive = <SUN4I_PINCTRL_30_MA>;
517 allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
522 compatible = "allwinner,sun4i-a10-timer";
523 reg = <0x01c20c00 0x90>;
528 wdt: watchdog@01c20c90 {
529 compatible = "allwinner,sun4i-a10-wdt";
530 reg = <0x01c20c90 0x10>;
533 lradc: lradc@01c22800 {
534 compatible = "allwinner,sun4i-a10-lradc-keys";
535 reg = <0x01c22800 0x100>;
540 sid: eeprom@01c23800 {
541 compatible = "allwinner,sun4i-a10-sid";
542 reg = <0x01c23800 0x10>;
546 compatible = "allwinner,sun4i-a10-ts";
547 reg = <0x01c25000 0x100>;
549 #thermal-sensor-cells = <0>;
552 uart1: serial@01c28400 {
553 compatible = "snps,dw-apb-uart";
554 reg = <0x01c28400 0x400>;
558 clocks = <&apb1_gates 17>;
562 uart3: serial@01c28c00 {
563 compatible = "snps,dw-apb-uart";
564 reg = <0x01c28c00 0x400>;
568 clocks = <&apb1_gates 19>;
573 compatible = "allwinner,sun5i-a13-i2c", "allwinner,sun4i-a10-i2c";
574 reg = <0x01c2ac00 0x400>;
576 clocks = <&apb1_gates 0>;
578 #address-cells = <1>;
583 compatible = "allwinner,sun5i-a13-i2c", "allwinner,sun4i-a10-i2c";
584 reg = <0x01c2b000 0x400>;
586 clocks = <&apb1_gates 1>;
588 #address-cells = <1>;
593 compatible = "allwinner,sun5i-a13-i2c", "allwinner,sun4i-a10-i2c";
594 reg = <0x01c2b400 0x400>;
596 clocks = <&apb1_gates 2>;
598 #address-cells = <1>;
603 compatible = "allwinner,sun5i-a13-hstimer";
604 reg = <0x01c60000 0x1000>;
605 interrupts = <82>, <83>;
606 clocks = <&ahb_gates 28>;