1 // SPDX-License-Identifier: GPL-2.0
3 * SAMSUNG EXYNOS5250 SoC device tree source
5 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
6 * http://www.samsung.com
8 * SAMSUNG EXYNOS5250 SoC device nodes are listed in this file.
9 * EXYNOS5250 based board files can include this file and provide
10 * values for board specfic bindings.
12 * Note: This file does not include device nodes for all the controllers in
13 * EXYNOS5250 SoC. As device tree coverage for EXYNOS5250 increases,
14 * additional nodes can be added to this file.
17 #include <dt-bindings/clock/exynos5250.h>
18 #include "exynos5.dtsi"
19 #include "exynos4-cpu-thermal.dtsi"
20 #include <dt-bindings/clock/exynos-audss-clk.h>
23 compatible = "samsung,exynos5250", "samsung,exynos5";
43 pinctrl0 = &pinctrl_0;
44 pinctrl1 = &pinctrl_1;
45 pinctrl2 = &pinctrl_2;
46 pinctrl3 = &pinctrl_3;
55 compatible = "arm,cortex-a15";
57 clocks = <&clock CLK_ARM_CLK>;
59 operating-points-v2 = <&cpu0_opp_table>;
60 #cooling-cells = <2>; /* min followed by max */
64 compatible = "arm,cortex-a15";
66 clocks = <&clock CLK_ARM_CLK>;
68 operating-points-v2 = <&cpu0_opp_table>;
69 #cooling-cells = <2>; /* min followed by max */
73 cpu0_opp_table: opp_table0 {
74 compatible = "operating-points-v2";
78 opp-hz = /bits/ 64 <200000000>;
79 opp-microvolt = <925000>;
80 clock-latency-ns = <140000>;
83 opp-hz = /bits/ 64 <300000000>;
84 opp-microvolt = <937500>;
85 clock-latency-ns = <140000>;
88 opp-hz = /bits/ 64 <400000000>;
89 opp-microvolt = <950000>;
90 clock-latency-ns = <140000>;
93 opp-hz = /bits/ 64 <500000000>;
94 opp-microvolt = <975000>;
95 clock-latency-ns = <140000>;
98 opp-hz = /bits/ 64 <600000000>;
99 opp-microvolt = <1000000>;
100 clock-latency-ns = <140000>;
103 opp-hz = /bits/ 64 <700000000>;
104 opp-microvolt = <1012500>;
105 clock-latency-ns = <140000>;
108 opp-hz = /bits/ 64 <800000000>;
109 opp-microvolt = <1025000>;
110 clock-latency-ns = <140000>;
113 opp-hz = /bits/ 64 <900000000>;
114 opp-microvolt = <1050000>;
115 clock-latency-ns = <140000>;
118 opp-hz = /bits/ 64 <1000000000>;
119 opp-microvolt = <1075000>;
120 clock-latency-ns = <140000>;
124 opp-hz = /bits/ 64 <1100000000>;
125 opp-microvolt = <1100000>;
126 clock-latency-ns = <140000>;
129 opp-hz = /bits/ 64 <1200000000>;
130 opp-microvolt = <1125000>;
131 clock-latency-ns = <140000>;
134 opp-hz = /bits/ 64 <1300000000>;
135 opp-microvolt = <1150000>;
136 clock-latency-ns = <140000>;
139 opp-hz = /bits/ 64 <1400000000>;
140 opp-microvolt = <1200000>;
141 clock-latency-ns = <140000>;
144 opp-hz = /bits/ 64 <1500000000>;
145 opp-microvolt = <1225000>;
146 clock-latency-ns = <140000>;
149 opp-hz = /bits/ 64 <1600000000>;
150 opp-microvolt = <1250000>;
151 clock-latency-ns = <140000>;
154 opp-hz = /bits/ 64 <1700000000>;
155 opp-microvolt = <1300000>;
156 clock-latency-ns = <140000>;
161 compatible = "arm,cortex-a15-pmu";
162 interrupt-parent = <&combiner>;
163 interrupts = <1 2>, <22 4>;
168 compatible = "mmio-sram";
169 reg = <0x02020000 0x30000>;
170 #address-cells = <1>;
172 ranges = <0 0x02020000 0x30000>;
175 compatible = "samsung,exynos4210-sysram";
180 compatible = "samsung,exynos4210-sysram-ns";
181 reg = <0x2f000 0x1000>;
185 pd_gsc: power-domain@10044000 {
186 compatible = "samsung,exynos4210-pd";
187 reg = <0x10044000 0x20>;
188 #power-domain-cells = <0>;
192 pd_mfc: power-domain@10044040 {
193 compatible = "samsung,exynos4210-pd";
194 reg = <0x10044040 0x20>;
195 #power-domain-cells = <0>;
199 pd_g3d: power-domain@10044060 {
200 compatible = "samsung,exynos4210-pd";
201 reg = <0x10044060 0x20>;
202 #power-domain-cells = <0>;
206 pd_disp1: power-domain@100440a0 {
207 compatible = "samsung,exynos4210-pd";
208 reg = <0x100440A0 0x20>;
209 #power-domain-cells = <0>;
213 pd_mau: power-domain@100440c0 {
214 compatible = "samsung,exynos4210-pd";
215 reg = <0x100440C0 0x20>;
216 #power-domain-cells = <0>;
220 clock: clock-controller@10010000 {
221 compatible = "samsung,exynos5250-clock";
222 reg = <0x10010000 0x30000>;
226 clock_audss: audss-clock-controller@3810000 {
227 compatible = "samsung,exynos5250-audss-clock";
228 reg = <0x03810000 0x0C>;
230 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
231 <&clock CLK_SCLK_AUDIO0>, <&clock CLK_DIV_PCM0>;
232 clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in";
233 power-domains = <&pd_mau>;
237 compatible = "samsung,exynos4210-mct";
238 reg = <0x101C0000 0x800>;
239 interrupt-controller;
240 #interrupt-cells = <2>;
241 interrupt-parent = <&mct_map>;
242 interrupts = <0 0>, <1 0>, <2 0>, <3 0>,
244 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
245 clock-names = "fin_pll", "mct";
248 #interrupt-cells = <2>;
249 #address-cells = <0>;
251 interrupt-map = <0x0 0 &combiner 23 3>,
252 <0x1 0 &combiner 23 4>,
253 <0x2 0 &combiner 25 2>,
254 <0x3 0 &combiner 25 3>,
255 <0x4 0 &gic 0 120 IRQ_TYPE_LEVEL_HIGH>,
256 <0x5 0 &gic 0 121 IRQ_TYPE_LEVEL_HIGH>;
260 pinctrl_0: pinctrl@11400000 {
261 compatible = "samsung,exynos5250-pinctrl";
262 reg = <0x11400000 0x1000>;
263 interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
265 wakup_eint: wakeup-interrupt-controller {
266 compatible = "samsung,exynos4210-wakeup-eint";
267 interrupt-parent = <&gic>;
268 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
272 pinctrl_1: pinctrl@13400000 {
273 compatible = "samsung,exynos5250-pinctrl";
274 reg = <0x13400000 0x1000>;
275 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
278 pinctrl_2: pinctrl@10d10000 {
279 compatible = "samsung,exynos5250-pinctrl";
280 reg = <0x10d10000 0x1000>;
281 interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
284 pinctrl_3: pinctrl@3860000 {
285 compatible = "samsung,exynos5250-pinctrl";
286 reg = <0x03860000 0x1000>;
287 interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
288 power-domains = <&pd_mau>;
291 pmu_system_controller: system-controller@10040000 {
292 compatible = "samsung,exynos5250-pmu", "syscon";
293 reg = <0x10040000 0x5000>;
294 clock-names = "clkout16";
295 clocks = <&clock CLK_FIN_PLL>;
297 interrupt-controller;
298 #interrupt-cells = <3>;
299 interrupt-parent = <&gic>;
303 compatible = "samsung,exynos5250-wdt";
304 reg = <0x101D0000 0x100>;
305 interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
306 clocks = <&clock CLK_WDT>;
307 clock-names = "watchdog";
308 samsung,syscon-phandle = <&pmu_system_controller>;
311 mfc: codec@11000000 {
312 compatible = "samsung,mfc-v6";
313 reg = <0x11000000 0x10000>;
314 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
315 power-domains = <&pd_mfc>;
316 clocks = <&clock CLK_MFC>;
318 iommus = <&sysmmu_mfc_l>, <&sysmmu_mfc_r>;
319 iommu-names = "left", "right";
322 rotator: rotator@11c00000 {
323 compatible = "samsung,exynos5250-rotator";
324 reg = <0x11C00000 0x64>;
325 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
326 clocks = <&clock CLK_ROTATOR>;
327 clock-names = "rotator";
328 iommus = <&sysmmu_rotator>;
332 compatible = "samsung,exynos5250-mali", "arm,mali-t604";
333 reg = <0x11800000 0x5000>;
334 interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
335 <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
336 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
337 interrupt-names = "job", "mmu", "gpu";
338 clocks = <&clock CLK_G3D>;
339 clock-names = "core";
340 operating-points-v2 = <&gpu_opp_table>;
341 power-domains = <&pd_g3d>;
344 gpu_opp_table: gpu-opp-table {
345 compatible = "operating-points-v2";
348 opp-hz = /bits/ 64 <100000000>;
349 opp-microvolt = <925000>;
352 opp-hz = /bits/ 64 <160000000>;
353 opp-microvolt = <925000>;
356 opp-hz = /bits/ 64 <266000000>;
357 opp-microvolt = <1025000>;
360 opp-hz = /bits/ 64 <350000000>;
361 opp-microvolt = <1075000>;
364 opp-hz = /bits/ 64 <400000000>;
365 opp-microvolt = <1125000>;
368 opp-hz = /bits/ 64 <450000000>;
369 opp-microvolt = <1150000>;
372 opp-hz = /bits/ 64 <533000000>;
373 opp-microvolt = <1250000>;
379 compatible = "samsung,exynos5250-tmu";
380 reg = <0x10060000 0x100>;
381 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
382 clocks = <&clock CLK_TMU>;
383 clock-names = "tmu_apbif";
384 #thermal-sensor-cells = <0>;
387 sata: sata@122f0000 {
388 compatible = "snps,dwc-ahci";
389 samsung,sata-freq = <66>;
390 reg = <0x122F0000 0x1ff>;
391 interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
392 clocks = <&clock CLK_SATA>, <&clock CLK_SCLK_SATA>;
393 clock-names = "sata", "sclk_sata";
395 phy-names = "sata-phy";
396 ports-implemented = <0x1>;
400 sata_phy: sata-phy@12170000 {
401 compatible = "samsung,exynos5250-sata-phy";
402 reg = <0x12170000 0x1ff>;
403 clocks = <&clock CLK_SATA_PHYCTRL>;
404 clock-names = "sata_phyctrl";
406 samsung,syscon-phandle = <&pmu_system_controller>;
410 /* i2c_0-3 are defined in exynos5.dtsi */
411 i2c_4: i2c@12ca0000 {
412 compatible = "samsung,s3c2440-i2c";
413 reg = <0x12CA0000 0x100>;
414 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
415 #address-cells = <1>;
417 clocks = <&clock CLK_I2C4>;
419 pinctrl-names = "default";
420 pinctrl-0 = <&i2c4_bus>;
424 i2c_5: i2c@12cb0000 {
425 compatible = "samsung,s3c2440-i2c";
426 reg = <0x12CB0000 0x100>;
427 interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
428 #address-cells = <1>;
430 clocks = <&clock CLK_I2C5>;
432 pinctrl-names = "default";
433 pinctrl-0 = <&i2c5_bus>;
437 i2c_6: i2c@12cc0000 {
438 compatible = "samsung,s3c2440-i2c";
439 reg = <0x12CC0000 0x100>;
440 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
441 #address-cells = <1>;
443 clocks = <&clock CLK_I2C6>;
445 pinctrl-names = "default";
446 pinctrl-0 = <&i2c6_bus>;
450 i2c_7: i2c@12cd0000 {
451 compatible = "samsung,s3c2440-i2c";
452 reg = <0x12CD0000 0x100>;
453 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
454 #address-cells = <1>;
456 clocks = <&clock CLK_I2C7>;
458 pinctrl-names = "default";
459 pinctrl-0 = <&i2c7_bus>;
463 i2c_8: i2c@12ce0000 {
464 compatible = "samsung,s3c2440-hdmiphy-i2c";
465 reg = <0x12CE0000 0x1000>;
466 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
467 #address-cells = <1>;
469 clocks = <&clock CLK_I2C_HDMI>;
473 hdmiphy: hdmiphy@38 {
474 compatible = "samsung,exynos4212-hdmiphy";
479 i2c_9: i2c@121d0000 {
480 compatible = "samsung,exynos5-sata-phy-i2c";
481 reg = <0x121D0000 0x100>;
482 #address-cells = <1>;
484 clocks = <&clock CLK_SATA_PHYI2C>;
489 spi_0: spi@12d20000 {
490 compatible = "samsung,exynos4210-spi";
492 reg = <0x12d20000 0x100>;
493 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
496 dma-names = "tx", "rx";
497 #address-cells = <1>;
499 clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
500 clock-names = "spi", "spi_busclk0";
501 pinctrl-names = "default";
502 pinctrl-0 = <&spi0_bus>;
505 spi_1: spi@12d30000 {
506 compatible = "samsung,exynos4210-spi";
508 reg = <0x12d30000 0x100>;
509 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
512 dma-names = "tx", "rx";
513 #address-cells = <1>;
515 clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
516 clock-names = "spi", "spi_busclk0";
517 pinctrl-names = "default";
518 pinctrl-0 = <&spi1_bus>;
521 spi_2: spi@12d40000 {
522 compatible = "samsung,exynos4210-spi";
524 reg = <0x12d40000 0x100>;
525 interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
528 dma-names = "tx", "rx";
529 #address-cells = <1>;
531 clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
532 clock-names = "spi", "spi_busclk0";
533 pinctrl-names = "default";
534 pinctrl-0 = <&spi2_bus>;
537 mmc_0: mmc@12200000 {
538 compatible = "samsung,exynos5250-dw-mshc";
539 interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
540 #address-cells = <1>;
542 reg = <0x12200000 0x1000>;
543 clocks = <&clock CLK_SDMMC0>, <&clock CLK_SCLK_MMC0>;
544 clock-names = "biu", "ciu";
549 mmc_1: mmc@12210000 {
550 compatible = "samsung,exynos5250-dw-mshc";
551 interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
552 #address-cells = <1>;
554 reg = <0x12210000 0x1000>;
555 clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
556 clock-names = "biu", "ciu";
561 mmc_2: mmc@12220000 {
562 compatible = "samsung,exynos5250-dw-mshc";
563 interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
564 #address-cells = <1>;
566 reg = <0x12220000 0x1000>;
567 clocks = <&clock CLK_SDMMC2>, <&clock CLK_SCLK_MMC2>;
568 clock-names = "biu", "ciu";
573 mmc_3: mmc@12230000 {
574 compatible = "samsung,exynos5250-dw-mshc";
575 reg = <0x12230000 0x1000>;
576 interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
577 #address-cells = <1>;
579 clocks = <&clock CLK_SDMMC3>, <&clock CLK_SCLK_MMC3>;
580 clock-names = "biu", "ciu";
586 compatible = "samsung,s5pv210-i2s";
588 reg = <0x03830000 0x100>;
592 dma-names = "tx", "rx", "tx-sec";
593 clocks = <&clock_audss EXYNOS_I2S_BUS>,
594 <&clock_audss EXYNOS_I2S_BUS>,
595 <&clock_audss EXYNOS_SCLK_I2S>;
596 clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
597 samsung,idma-addr = <0x03000000>;
598 pinctrl-names = "default";
599 pinctrl-0 = <&i2s0_bus>;
600 power-domains = <&pd_mau>;
602 #sound-dai-cells = <1>;
606 compatible = "samsung,s3c6410-i2s";
608 reg = <0x12D60000 0x100>;
611 dma-names = "tx", "rx";
612 clocks = <&clock CLK_I2S1>, <&clock CLK_DIV_I2S1>;
613 clock-names = "iis", "i2s_opclk0";
614 pinctrl-names = "default";
615 pinctrl-0 = <&i2s1_bus>;
616 power-domains = <&pd_mau>;
617 #sound-dai-cells = <1>;
621 compatible = "samsung,s3c6410-i2s";
623 reg = <0x12D70000 0x100>;
626 dma-names = "tx", "rx";
627 clocks = <&clock CLK_I2S2>, <&clock CLK_DIV_I2S2>;
628 clock-names = "iis", "i2s_opclk0";
629 pinctrl-names = "default";
630 pinctrl-0 = <&i2s2_bus>;
631 power-domains = <&pd_mau>;
632 #sound-dai-cells = <1>;
636 compatible = "samsung,exynos5250-dwusb3";
637 clocks = <&clock CLK_USB3>;
638 clock-names = "usbdrd30";
639 #address-cells = <1>;
643 usbdrd_dwc3: dwc3@12000000 {
644 compatible = "synopsys,dwc3";
645 reg = <0x12000000 0x10000>;
646 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
647 phys = <&usbdrd_phy 0>, <&usbdrd_phy 1>;
648 phy-names = "usb2-phy", "usb3-phy";
652 usbdrd_phy: phy@12100000 {
653 compatible = "samsung,exynos5250-usbdrd-phy";
654 reg = <0x12100000 0x100>;
655 clocks = <&clock CLK_USB3>, <&clock CLK_FIN_PLL>;
656 clock-names = "phy", "ref";
657 samsung,pmu-syscon = <&pmu_system_controller>;
662 compatible = "samsung,exynos4210-ehci";
663 reg = <0x12110000 0x100>;
664 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
666 clocks = <&clock CLK_USB2>;
667 clock-names = "usbhost";
668 phys = <&usb2_phy_gen 1>;
673 compatible = "samsung,exynos4210-ohci";
674 reg = <0x12120000 0x100>;
675 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
677 clocks = <&clock CLK_USB2>;
678 clock-names = "usbhost";
679 phys = <&usb2_phy_gen 1>;
683 usb2_phy_gen: phy@12130000 {
684 compatible = "samsung,exynos5250-usb2-phy";
685 reg = <0x12130000 0x100>;
686 clocks = <&clock CLK_USB2>, <&clock CLK_FIN_PLL>;
687 clock-names = "phy", "ref";
689 samsung,sysreg-phandle = <&sysreg_system_controller>;
690 samsung,pmureg-phandle = <&pmu_system_controller>;
694 #address-cells = <1>;
696 compatible = "simple-bus";
697 interrupt-parent = <&gic>;
700 pdma0: pdma@121a0000 {
701 compatible = "arm,pl330", "arm,primecell";
702 reg = <0x121A0000 0x1000>;
703 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
704 clocks = <&clock CLK_PDMA0>;
705 clock-names = "apb_pclk";
708 #dma-requests = <32>;
711 pdma1: pdma@121b0000 {
712 compatible = "arm,pl330", "arm,primecell";
713 reg = <0x121B0000 0x1000>;
714 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
715 clocks = <&clock CLK_PDMA1>;
716 clock-names = "apb_pclk";
719 #dma-requests = <32>;
722 mdma0: mdma@10800000 {
723 compatible = "arm,pl330", "arm,primecell";
724 reg = <0x10800000 0x1000>;
725 interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
726 clocks = <&clock CLK_MDMA0>;
727 clock-names = "apb_pclk";
733 mdma1: mdma@11c10000 {
734 compatible = "arm,pl330", "arm,primecell";
735 reg = <0x11C10000 0x1000>;
736 interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
737 clocks = <&clock CLK_MDMA1>;
738 clock-names = "apb_pclk";
745 gsc_0: gsc@13e00000 {
746 compatible = "samsung,exynos5250-gsc", "samsung,exynos5-gsc";
747 reg = <0x13e00000 0x1000>;
748 interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
749 power-domains = <&pd_gsc>;
750 clocks = <&clock CLK_GSCL0>;
751 clock-names = "gscl";
752 iommus = <&sysmmu_gsc0>;
755 gsc_1: gsc@13e10000 {
756 compatible = "samsung,exynos5250-gsc", "samsung,exynos5-gsc";
757 reg = <0x13e10000 0x1000>;
758 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
759 power-domains = <&pd_gsc>;
760 clocks = <&clock CLK_GSCL1>;
761 clock-names = "gscl";
762 iommus = <&sysmmu_gsc1>;
765 gsc_2: gsc@13e20000 {
766 compatible = "samsung,exynos5250-gsc", "samsung,exynos5-gsc";
767 reg = <0x13e20000 0x1000>;
768 interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
769 power-domains = <&pd_gsc>;
770 clocks = <&clock CLK_GSCL2>;
771 clock-names = "gscl";
772 iommus = <&sysmmu_gsc2>;
775 gsc_3: gsc@13e30000 {
776 compatible = "samsung,exynos5250-gsc", "samsung,exynos5-gsc";
777 reg = <0x13e30000 0x1000>;
778 interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
779 power-domains = <&pd_gsc>;
780 clocks = <&clock CLK_GSCL3>;
781 clock-names = "gscl";
782 iommus = <&sysmmu_gsc3>;
785 hdmi: hdmi@14530000 {
786 compatible = "samsung,exynos4212-hdmi";
787 reg = <0x14530000 0x70000>;
788 power-domains = <&pd_disp1>;
789 interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
790 clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,
791 <&clock CLK_SCLK_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
792 <&clock CLK_MOUT_HDMI>;
793 clock-names = "hdmi", "sclk_hdmi", "sclk_pixel",
794 "sclk_hdmiphy", "mout_hdmi";
795 samsung,syscon-phandle = <&pmu_system_controller>;
797 #sound-dai-cells = <0>;
801 hdmicec: cec@101b0000 {
802 compatible = "samsung,s5p-cec";
803 reg = <0x101B0000 0x200>;
804 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
805 clocks = <&clock CLK_HDMI_CEC>;
806 clock-names = "hdmicec";
807 samsung,syscon-phandle = <&pmu_system_controller>;
808 hdmi-phandle = <&hdmi>;
809 pinctrl-names = "default";
810 pinctrl-0 = <&hdmi_cec>;
814 mixer: mixer@14450000 {
815 compatible = "samsung,exynos5250-mixer";
816 reg = <0x14450000 0x10000>;
817 power-domains = <&pd_disp1>;
818 interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
819 clocks = <&clock CLK_MIXER>, <&clock CLK_HDMI>,
820 <&clock CLK_SCLK_HDMI>;
821 clock-names = "mixer", "hdmi", "sclk_hdmi";
822 iommus = <&sysmmu_tv>;
827 compatible = "samsung,exynos5250-dp-video-phy";
828 samsung,pmu-syscon = <&pmu_system_controller>;
832 mipi_phy: video-phy@10040710 {
833 compatible = "samsung,s5pv210-mipi-video-phy";
834 reg = <0x10040710 0x100>;
836 syscon = <&pmu_system_controller>;
839 dsi_0: dsi@14500000 {
840 compatible = "samsung,exynos4210-mipi-dsi";
841 reg = <0x14500000 0x10000>;
842 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
843 samsung,power-domain = <&pd_disp1>;
844 phys = <&mipi_phy 3>;
846 clocks = <&clock CLK_DSIM0>, <&clock CLK_SCLK_MIPI1>;
847 clock-names = "bus_clk", "sclk_mipi";
849 #address-cells = <1>;
854 compatible = "samsung,exynos-adc-v1";
855 reg = <0x12D10000 0x100>;
856 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
857 clocks = <&clock CLK_ADC>;
859 #io-channel-cells = <1>;
861 samsung,syscon-phandle = <&pmu_system_controller>;
865 sysmmu_g2d: sysmmu@10a60000 {
866 compatible = "samsung,exynos-sysmmu";
867 reg = <0x10A60000 0x1000>;
868 interrupt-parent = <&combiner>;
870 clock-names = "sysmmu", "master";
871 clocks = <&clock CLK_SMMU_2D>, <&clock CLK_G2D>;
875 sysmmu_mfc_r: sysmmu@11200000 {
876 compatible = "samsung,exynos-sysmmu";
877 reg = <0x11200000 0x1000>;
878 interrupt-parent = <&combiner>;
880 power-domains = <&pd_mfc>;
881 clock-names = "sysmmu", "master";
882 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
886 sysmmu_mfc_l: sysmmu@11210000 {
887 compatible = "samsung,exynos-sysmmu";
888 reg = <0x11210000 0x1000>;
889 interrupt-parent = <&combiner>;
891 power-domains = <&pd_mfc>;
892 clock-names = "sysmmu", "master";
893 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
897 sysmmu_rotator: sysmmu@11d40000 {
898 compatible = "samsung,exynos-sysmmu";
899 reg = <0x11D40000 0x1000>;
900 interrupt-parent = <&combiner>;
902 clock-names = "sysmmu", "master";
903 clocks = <&clock CLK_SMMU_ROTATOR>, <&clock CLK_ROTATOR>;
907 sysmmu_jpeg: sysmmu@11f20000 {
908 compatible = "samsung,exynos-sysmmu";
909 reg = <0x11F20000 0x1000>;
910 interrupt-parent = <&combiner>;
912 power-domains = <&pd_gsc>;
913 clock-names = "sysmmu", "master";
914 clocks = <&clock CLK_SMMU_JPEG>, <&clock CLK_JPEG>;
918 sysmmu_fimc_isp: sysmmu@13260000 {
919 compatible = "samsung,exynos-sysmmu";
920 reg = <0x13260000 0x1000>;
921 interrupt-parent = <&combiner>;
923 clock-names = "sysmmu";
924 clocks = <&clock CLK_SMMU_FIMC_ISP>;
928 sysmmu_fimc_drc: sysmmu@13270000 {
929 compatible = "samsung,exynos-sysmmu";
930 reg = <0x13270000 0x1000>;
931 interrupt-parent = <&combiner>;
933 clock-names = "sysmmu";
934 clocks = <&clock CLK_SMMU_FIMC_DRC>;
938 sysmmu_fimc_fd: sysmmu@132a0000 {
939 compatible = "samsung,exynos-sysmmu";
940 reg = <0x132A0000 0x1000>;
941 interrupt-parent = <&combiner>;
943 clock-names = "sysmmu";
944 clocks = <&clock CLK_SMMU_FIMC_FD>;
948 sysmmu_fimc_scc: sysmmu@13280000 {
949 compatible = "samsung,exynos-sysmmu";
950 reg = <0x13280000 0x1000>;
951 interrupt-parent = <&combiner>;
953 clock-names = "sysmmu";
954 clocks = <&clock CLK_SMMU_FIMC_SCC>;
958 sysmmu_fimc_scp: sysmmu@13290000 {
959 compatible = "samsung,exynos-sysmmu";
960 reg = <0x13290000 0x1000>;
961 interrupt-parent = <&combiner>;
963 clock-names = "sysmmu";
964 clocks = <&clock CLK_SMMU_FIMC_SCP>;
968 sysmmu_fimc_mcuctl: sysmmu@132b0000 {
969 compatible = "samsung,exynos-sysmmu";
970 reg = <0x132B0000 0x1000>;
971 interrupt-parent = <&combiner>;
973 clock-names = "sysmmu";
974 clocks = <&clock CLK_SMMU_FIMC_MCU>;
978 sysmmu_fimc_odc: sysmmu@132c0000 {
979 compatible = "samsung,exynos-sysmmu";
980 reg = <0x132C0000 0x1000>;
981 interrupt-parent = <&combiner>;
983 clock-names = "sysmmu";
984 clocks = <&clock CLK_SMMU_FIMC_ODC>;
988 sysmmu_fimc_dis0: sysmmu@132d0000 {
989 compatible = "samsung,exynos-sysmmu";
990 reg = <0x132D0000 0x1000>;
991 interrupt-parent = <&combiner>;
993 clock-names = "sysmmu";
994 clocks = <&clock CLK_SMMU_FIMC_DIS0>;
998 sysmmu_fimc_dis1: sysmmu@132e0000 {
999 compatible = "samsung,exynos-sysmmu";
1000 reg = <0x132E0000 0x1000>;
1001 interrupt-parent = <&combiner>;
1003 clock-names = "sysmmu";
1004 clocks = <&clock CLK_SMMU_FIMC_DIS1>;
1008 sysmmu_fimc_3dnr: sysmmu@132f0000 {
1009 compatible = "samsung,exynos-sysmmu";
1010 reg = <0x132F0000 0x1000>;
1011 interrupt-parent = <&combiner>;
1013 clock-names = "sysmmu";
1014 clocks = <&clock CLK_SMMU_FIMC_3DNR>;
1018 sysmmu_fimc_lite0: sysmmu@13c40000 {
1019 compatible = "samsung,exynos-sysmmu";
1020 reg = <0x13C40000 0x1000>;
1021 interrupt-parent = <&combiner>;
1023 power-domains = <&pd_gsc>;
1024 clock-names = "sysmmu", "master";
1025 clocks = <&clock CLK_SMMU_FIMC_LITE0>, <&clock CLK_CAMIF_TOP>;
1029 sysmmu_fimc_lite1: sysmmu@13c50000 {
1030 compatible = "samsung,exynos-sysmmu";
1031 reg = <0x13C50000 0x1000>;
1032 interrupt-parent = <&combiner>;
1033 interrupts = <24 1>;
1034 power-domains = <&pd_gsc>;
1035 clock-names = "sysmmu", "master";
1036 clocks = <&clock CLK_SMMU_FIMC_LITE1>, <&clock CLK_CAMIF_TOP>;
1040 sysmmu_gsc0: sysmmu@13e80000 {
1041 compatible = "samsung,exynos-sysmmu";
1042 reg = <0x13E80000 0x1000>;
1043 interrupt-parent = <&combiner>;
1045 power-domains = <&pd_gsc>;
1046 clock-names = "sysmmu", "master";
1047 clocks = <&clock CLK_SMMU_GSCL0>, <&clock CLK_GSCL0>;
1051 sysmmu_gsc1: sysmmu@13e90000 {
1052 compatible = "samsung,exynos-sysmmu";
1053 reg = <0x13E90000 0x1000>;
1054 interrupt-parent = <&combiner>;
1056 power-domains = <&pd_gsc>;
1057 clock-names = "sysmmu", "master";
1058 clocks = <&clock CLK_SMMU_GSCL1>, <&clock CLK_GSCL1>;
1062 sysmmu_gsc2: sysmmu@13ea0000 {
1063 compatible = "samsung,exynos-sysmmu";
1064 reg = <0x13EA0000 0x1000>;
1065 interrupt-parent = <&combiner>;
1067 power-domains = <&pd_gsc>;
1068 clock-names = "sysmmu", "master";
1069 clocks = <&clock CLK_SMMU_GSCL2>, <&clock CLK_GSCL2>;
1073 sysmmu_gsc3: sysmmu@13eb0000 {
1074 compatible = "samsung,exynos-sysmmu";
1075 reg = <0x13EB0000 0x1000>;
1076 interrupt-parent = <&combiner>;
1078 power-domains = <&pd_gsc>;
1079 clock-names = "sysmmu", "master";
1080 clocks = <&clock CLK_SMMU_GSCL3>, <&clock CLK_GSCL3>;
1084 sysmmu_fimd1: sysmmu@14640000 {
1085 compatible = "samsung,exynos-sysmmu";
1086 reg = <0x14640000 0x1000>;
1087 interrupt-parent = <&combiner>;
1089 power-domains = <&pd_disp1>;
1090 clock-names = "sysmmu", "master";
1091 clocks = <&clock CLK_SMMU_FIMD1>, <&clock CLK_FIMD1>;
1095 sysmmu_tv: sysmmu@14650000 {
1096 compatible = "samsung,exynos-sysmmu";
1097 reg = <0x14650000 0x1000>;
1098 interrupt-parent = <&combiner>;
1100 power-domains = <&pd_disp1>;
1101 clock-names = "sysmmu", "master";
1102 clocks = <&clock CLK_SMMU_TV>, <&clock CLK_MIXER>;
1108 cpu_thermal: cpu-thermal {
1109 polling-delay-passive = <0>;
1110 polling-delay = <0>;
1111 thermal-sensors = <&tmu 0>;
1115 /* Corresponds to 800MHz at freq_table */
1116 cooling-device = <&cpu0 9 9>, <&cpu1 9 9>;
1119 /* Corresponds to 200MHz at freq_table */
1120 cooling-device = <&cpu0 15 15>,
1128 compatible = "arm,armv7-timer";
1129 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
1130 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
1131 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
1132 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
1134 * Unfortunately we need this since some versions
1135 * of U-Boot on Exynos don't set the CNTFRQ register,
1136 * so we need the value from DT.
1138 clock-frequency = <24000000>;
1143 power-domains = <&pd_disp1>;
1144 clocks = <&clock CLK_DP>;
1151 power-domains = <&pd_disp1>;
1152 clocks = <&clock CLK_SCLK_FIMD1>, <&clock CLK_FIMD1>;
1153 clock-names = "sclk_fimd", "fimd";
1154 iommus = <&sysmmu_fimd1>;
1158 iommus = <&sysmmu_g2d>;
1159 clocks = <&clock CLK_G2D>;
1160 clock-names = "fimg2d";
1165 clocks = <&clock CLK_I2C0>;
1166 clock-names = "i2c";
1167 pinctrl-names = "default";
1168 pinctrl-0 = <&i2c0_bus>;
1172 clocks = <&clock CLK_I2C1>;
1173 clock-names = "i2c";
1174 pinctrl-names = "default";
1175 pinctrl-0 = <&i2c1_bus>;
1179 clocks = <&clock CLK_I2C2>;
1180 clock-names = "i2c";
1181 pinctrl-names = "default";
1182 pinctrl-0 = <&i2c2_bus>;
1186 clocks = <&clock CLK_I2C3>;
1187 clock-names = "i2c";
1188 pinctrl-names = "default";
1189 pinctrl-0 = <&i2c3_bus>;
1193 clocks = <&clock CLK_SSS>;
1194 clock-names = "secss";
1198 clocks = <&clock CLK_PWM>;
1199 clock-names = "timers";
1203 clocks = <&clock CLK_RTC>;
1204 clock-names = "rtc";
1205 interrupt-parent = <&pmu_system_controller>;
1206 status = "disabled";
1210 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
1211 clock-names = "uart", "clk_uart_baud0";
1212 dmas = <&pdma0 13>, <&pdma0 14>;
1213 dma-names = "rx", "tx";
1217 clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
1218 clock-names = "uart", "clk_uart_baud0";
1219 dmas = <&pdma1 15>, <&pdma1 16>;
1220 dma-names = "rx", "tx";
1224 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
1225 clock-names = "uart", "clk_uart_baud0";
1226 dmas = <&pdma0 15>, <&pdma0 16>;
1227 dma-names = "rx", "tx";
1231 clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
1232 clock-names = "uart", "clk_uart_baud0";
1233 dmas = <&pdma1 17>, <&pdma1 18>;
1234 dma-names = "rx", "tx";
1238 clocks = <&clock CLK_SSS>;
1239 clock-names = "secss";
1243 clocks = <&clock CLK_SSS>;
1244 clock-names = "secss";
1247 #include "exynos5250-pinctrl.dtsi"
1248 #include "exynos-syscon-restart.dtsi"