1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos3250 SoC device tree source
5 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
6 * http://www.samsung.com
8 * Samsung's Exynos3250 SoC device nodes are listed in this file. Exynos3250
9 * based board files can include this file and provide values for board specfic
12 * Note: This file does not include device nodes for all the controllers in
13 * Exynos3250 SoC. As device tree coverage for Exynos3250 increases, additional
14 * nodes can be added to this file.
17 #include "exynos4-cpu-thermal.dtsi"
18 #include "exynos-syscon-restart.dtsi"
19 #include <dt-bindings/clock/exynos3250.h>
20 #include <dt-bindings/interrupt-controller/arm-gic.h>
21 #include <dt-bindings/interrupt-controller/irq.h>
24 compatible = "samsung,exynos3250";
25 interrupt-parent = <&gic>;
30 pinctrl0 = &pinctrl_0;
31 pinctrl1 = &pinctrl_1;
56 compatible = "arm,cortex-a7";
58 clock-frequency = <1000000000>;
59 clocks = <&cmu CLK_ARM_CLK>;
79 compatible = "arm,cortex-a7";
81 clock-frequency = <1000000000>;
86 compatible = "simple-bus";
96 compatible = "fixed-clock";
100 clock-frequency = <0>;
102 clock-output-names = "xusbxti";
106 compatible = "fixed-clock";
108 clock-frequency = <0>;
110 clock-output-names = "xxti";
114 compatible = "fixed-clock";
116 clock-frequency = <0>;
118 clock-output-names = "xtcxo";
123 compatible = "mmio-sram";
124 reg = <0x02020000 0x40000>;
125 #address-cells = <1>;
127 ranges = <0 0x02020000 0x40000>;
130 compatible = "samsung,exynos4210-sysram";
135 compatible = "samsung,exynos4210-sysram-ns";
136 reg = <0x3f000 0x1000>;
141 compatible = "samsung,exynos4210-chipid";
142 reg = <0x10000000 0x100>;
145 sys_reg: syscon@10010000 {
146 compatible = "samsung,exynos3-sysreg", "syscon";
147 reg = <0x10010000 0x400>;
150 pmu_system_controller: system-controller@10020000 {
151 compatible = "samsung,exynos3250-pmu", "syscon";
152 reg = <0x10020000 0x4000>;
153 interrupt-controller;
154 #interrupt-cells = <3>;
155 interrupt-parent = <&gic>;
158 mipi_phy: video-phy {
159 compatible = "samsung,s5pv210-mipi-video-phy";
161 syscon = <&pmu_system_controller>;
164 pd_cam: power-domain@10023c00 {
165 compatible = "samsung,exynos4210-pd";
166 reg = <0x10023C00 0x20>;
167 #power-domain-cells = <0>;
171 pd_mfc: power-domain@10023c40 {
172 compatible = "samsung,exynos4210-pd";
173 reg = <0x10023C40 0x20>;
174 #power-domain-cells = <0>;
178 pd_g3d: power-domain@10023c60 {
179 compatible = "samsung,exynos4210-pd";
180 reg = <0x10023C60 0x20>;
181 #power-domain-cells = <0>;
185 pd_lcd0: power-domain@10023c80 {
186 compatible = "samsung,exynos4210-pd";
187 reg = <0x10023C80 0x20>;
188 #power-domain-cells = <0>;
192 pd_isp: power-domain@10023ca0 {
193 compatible = "samsung,exynos4210-pd";
194 reg = <0x10023CA0 0x20>;
195 #power-domain-cells = <0>;
199 cmu: clock-controller@10030000 {
200 compatible = "samsung,exynos3250-cmu";
201 reg = <0x10030000 0x20000>;
203 assigned-clocks = <&cmu CLK_MOUT_ACLK_400_MCUISP_SUB>,
204 <&cmu CLK_MOUT_ACLK_266_SUB>;
205 assigned-clock-parents = <&cmu CLK_FIN_PLL>,
209 cmu_dmc: clock-controller@105c0000 {
210 compatible = "samsung,exynos3250-cmu-dmc";
211 reg = <0x105C0000 0x2000>;
216 compatible = "samsung,s3c6410-rtc";
217 reg = <0x10070000 0x100>;
218 interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
219 <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
220 interrupt-parent = <&pmu_system_controller>;
225 compatible = "samsung,exynos3250-tmu";
226 reg = <0x100C0000 0x100>;
227 interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>;
228 clocks = <&cmu CLK_TMU_APBIF>;
229 clock-names = "tmu_apbif";
230 #include "exynos4412-tmu-sensor-conf.dtsi"
234 gic: interrupt-controller@10481000 {
235 compatible = "arm,cortex-a15-gic";
236 #interrupt-cells = <3>;
237 interrupt-controller;
238 reg = <0x10481000 0x1000>,
242 interrupts = <GIC_PPI 9
243 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
247 compatible = "samsung,exynos4210-mct";
248 reg = <0x10050000 0x800>;
249 interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,
250 <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>,
251 <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,
252 <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>,
253 <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>,
254 <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>,
255 <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>,
256 <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
257 clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
258 clock-names = "fin_pll", "mct";
261 pinctrl_1: pinctrl@11000000 {
262 compatible = "samsung,exynos3250-pinctrl";
263 reg = <0x11000000 0x1000>;
264 interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
266 wakeup-interrupt-controller {
267 compatible = "samsung,exynos4210-wakeup-eint";
268 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
272 pinctrl_0: pinctrl@11400000 {
273 compatible = "samsung,exynos3250-pinctrl";
274 reg = <0x11400000 0x1000>;
275 interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>;
278 jpeg: codec@11830000 {
279 compatible = "samsung,exynos3250-jpeg";
280 reg = <0x11830000 0x1000>;
281 interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
282 clocks = <&cmu CLK_JPEG>, <&cmu CLK_SCLK_JPEG>;
283 clock-names = "jpeg", "sclk";
284 power-domains = <&pd_cam>;
285 assigned-clocks = <&cmu CLK_MOUT_CAM_BLK>, <&cmu CLK_SCLK_JPEG>;
286 assigned-clock-rates = <0>, <150000000>;
287 assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>;
288 iommus = <&sysmmu_jpeg>;
292 sysmmu_jpeg: sysmmu@11a60000 {
293 compatible = "samsung,exynos-sysmmu";
294 reg = <0x11a60000 0x1000>;
295 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
296 <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
297 clock-names = "sysmmu", "master";
298 clocks = <&cmu CLK_SMMUJPEG>, <&cmu CLK_JPEG>;
299 power-domains = <&pd_cam>;
303 fimd: fimd@11c00000 {
304 compatible = "samsung,exynos3250-fimd";
305 reg = <0x11c00000 0x30000>;
306 interrupt-names = "fifo", "vsync", "lcd_sys";
307 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
308 <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
309 <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
310 clocks = <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_FIMD0>;
311 clock-names = "sclk_fimd", "fimd";
312 power-domains = <&pd_lcd0>;
313 iommus = <&sysmmu_fimd0>;
314 samsung,sysreg = <&sys_reg>;
318 dsi_0: dsi@11c80000 {
319 compatible = "samsung,exynos3250-mipi-dsi";
320 reg = <0x11C80000 0x10000>;
321 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
322 samsung,phy-type = <0>;
323 power-domains = <&pd_lcd0>;
324 phys = <&mipi_phy 1>;
326 clocks = <&cmu CLK_DSIM0>, <&cmu CLK_SCLK_MIPI0>;
327 clock-names = "bus_clk", "pll_clk";
328 #address-cells = <1>;
333 sysmmu_fimd0: sysmmu@11e20000 {
334 compatible = "samsung,exynos-sysmmu";
335 reg = <0x11e20000 0x1000>;
336 interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
337 <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
338 clock-names = "sysmmu", "master";
339 clocks = <&cmu CLK_SMMUFIMD0>, <&cmu CLK_FIMD0>;
340 power-domains = <&pd_lcd0>;
344 hsotg: hsotg@12480000 {
345 compatible = "snps,dwc2";
346 reg = <0x12480000 0x20000>;
347 interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
348 clocks = <&cmu CLK_USBOTG>;
350 phys = <&exynos_usbphy 0>;
351 phy-names = "usb2-phy";
355 mshc_0: mshc@12510000 {
356 compatible = "samsung,exynos5420-dw-mshc";
357 reg = <0x12510000 0x1000>;
358 interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
359 clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
360 clock-names = "biu", "ciu";
362 #address-cells = <1>;
367 mshc_1: mshc@12520000 {
368 compatible = "samsung,exynos5420-dw-mshc";
369 reg = <0x12520000 0x1000>;
370 interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
371 clocks = <&cmu CLK_SDMMC1>, <&cmu CLK_SCLK_MMC1>;
372 clock-names = "biu", "ciu";
374 #address-cells = <1>;
379 mshc_2: mshc@12530000 {
380 compatible = "samsung,exynos5250-dw-mshc";
381 reg = <0x12530000 0x1000>;
382 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
383 clocks = <&cmu CLK_SDMMC2>, <&cmu CLK_SCLK_MMC2>;
384 clock-names = "biu", "ciu";
386 #address-cells = <1>;
391 exynos_usbphy: exynos-usbphy@125b0000 {
392 compatible = "samsung,exynos3250-usb2-phy";
393 reg = <0x125B0000 0x100>;
394 samsung,pmureg-phandle = <&pmu_system_controller>;
395 clocks = <&cmu CLK_USBOTG>, <&cmu CLK_SCLK_UPLL>;
396 clock-names = "phy", "ref";
402 compatible = "simple-bus";
403 #address-cells = <1>;
407 pdma0: pdma@12680000 {
408 compatible = "arm,pl330", "arm,primecell";
409 reg = <0x12680000 0x1000>;
410 interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
411 clocks = <&cmu CLK_PDMA0>;
412 clock-names = "apb_pclk";
415 #dma-requests = <32>;
418 pdma1: pdma@12690000 {
419 compatible = "arm,pl330", "arm,primecell";
420 reg = <0x12690000 0x1000>;
421 interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
422 clocks = <&cmu CLK_PDMA1>;
423 clock-names = "apb_pclk";
426 #dma-requests = <32>;
431 compatible = "samsung,exynos3250-adc",
432 "samsung,exynos-adc-v2";
433 reg = <0x126C0000 0x100>;
434 interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
435 clock-names = "adc", "sclk";
436 clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
437 #io-channel-cells = <1>;
439 samsung,syscon-phandle = <&pmu_system_controller>;
443 mfc: codec@13400000 {
444 compatible = "samsung,mfc-v7";
445 reg = <0x13400000 0x10000>;
446 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
447 clock-names = "mfc", "sclk_mfc";
448 clocks = <&cmu CLK_MFC>, <&cmu CLK_SCLK_MFC>;
449 power-domains = <&pd_mfc>;
450 iommus = <&sysmmu_mfc>;
453 sysmmu_mfc: sysmmu@13620000 {
454 compatible = "samsung,exynos-sysmmu";
455 reg = <0x13620000 0x1000>;
456 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
457 <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
458 clock-names = "sysmmu", "master";
459 clocks = <&cmu CLK_SMMUMFC_L>, <&cmu CLK_MFC>;
460 power-domains = <&pd_mfc>;
464 serial_0: serial@13800000 {
465 compatible = "samsung,exynos4210-uart";
466 reg = <0x13800000 0x100>;
467 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
468 clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
469 clock-names = "uart", "clk_uart_baud0";
470 pinctrl-names = "default";
471 pinctrl-0 = <&uart0_data &uart0_fctl>;
475 serial_1: serial@13810000 {
476 compatible = "samsung,exynos4210-uart";
477 reg = <0x13810000 0x100>;
478 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
479 clocks = <&cmu CLK_UART1>, <&cmu CLK_SCLK_UART1>;
480 clock-names = "uart", "clk_uart_baud0";
481 pinctrl-names = "default";
482 pinctrl-0 = <&uart1_data>;
486 serial_2: serial@13820000 {
487 compatible = "samsung,exynos4210-uart";
488 reg = <0x13820000 0x100>;
489 interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
490 clocks = <&cmu CLK_UART2>, <&cmu CLK_SCLK_UART2>;
491 clock-names = "uart", "clk_uart_baud0";
492 pinctrl-names = "default";
493 pinctrl-0 = <&uart2_data>;
497 i2c_0: i2c@13860000 {
498 #address-cells = <1>;
500 compatible = "samsung,s3c2440-i2c";
501 reg = <0x13860000 0x100>;
502 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
503 clocks = <&cmu CLK_I2C0>;
505 pinctrl-names = "default";
506 pinctrl-0 = <&i2c0_bus>;
510 i2c_1: i2c@13870000 {
511 #address-cells = <1>;
513 compatible = "samsung,s3c2440-i2c";
514 reg = <0x13870000 0x100>;
515 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
516 clocks = <&cmu CLK_I2C1>;
518 pinctrl-names = "default";
519 pinctrl-0 = <&i2c1_bus>;
523 i2c_2: i2c@13880000 {
524 #address-cells = <1>;
526 compatible = "samsung,s3c2440-i2c";
527 reg = <0x13880000 0x100>;
528 interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
529 clocks = <&cmu CLK_I2C2>;
531 pinctrl-names = "default";
532 pinctrl-0 = <&i2c2_bus>;
536 i2c_3: i2c@13890000 {
537 #address-cells = <1>;
539 compatible = "samsung,s3c2440-i2c";
540 reg = <0x13890000 0x100>;
541 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
542 clocks = <&cmu CLK_I2C3>;
544 pinctrl-names = "default";
545 pinctrl-0 = <&i2c3_bus>;
549 i2c_4: i2c@138a0000 {
550 #address-cells = <1>;
552 compatible = "samsung,s3c2440-i2c";
553 reg = <0x138A0000 0x100>;
554 interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
555 clocks = <&cmu CLK_I2C4>;
557 pinctrl-names = "default";
558 pinctrl-0 = <&i2c4_bus>;
562 i2c_5: i2c@138b0000 {
563 #address-cells = <1>;
565 compatible = "samsung,s3c2440-i2c";
566 reg = <0x138B0000 0x100>;
567 interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
568 clocks = <&cmu CLK_I2C5>;
570 pinctrl-names = "default";
571 pinctrl-0 = <&i2c5_bus>;
575 i2c_6: i2c@138c0000 {
576 #address-cells = <1>;
578 compatible = "samsung,s3c2440-i2c";
579 reg = <0x138C0000 0x100>;
580 interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
581 clocks = <&cmu CLK_I2C6>;
583 pinctrl-names = "default";
584 pinctrl-0 = <&i2c6_bus>;
588 i2c_7: i2c@138d0000 {
589 #address-cells = <1>;
591 compatible = "samsung,s3c2440-i2c";
592 reg = <0x138D0000 0x100>;
593 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
594 clocks = <&cmu CLK_I2C7>;
596 pinctrl-names = "default";
597 pinctrl-0 = <&i2c7_bus>;
601 spi_0: spi@13920000 {
602 compatible = "samsung,exynos4210-spi";
603 reg = <0x13920000 0x100>;
604 interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
605 dmas = <&pdma0 7>, <&pdma0 6>;
606 dma-names = "tx", "rx";
607 #address-cells = <1>;
609 clocks = <&cmu CLK_SPI0>, <&cmu CLK_SCLK_SPI0>;
610 clock-names = "spi", "spi_busclk0";
611 samsung,spi-src-clk = <0>;
612 pinctrl-names = "default";
613 pinctrl-0 = <&spi0_bus>;
617 spi_1: spi@13930000 {
618 compatible = "samsung,exynos4210-spi";
619 reg = <0x13930000 0x100>;
620 interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
621 dmas = <&pdma1 7>, <&pdma1 6>;
622 dma-names = "tx", "rx";
623 #address-cells = <1>;
625 clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
626 clock-names = "spi", "spi_busclk0";
627 samsung,spi-src-clk = <0>;
628 pinctrl-names = "default";
629 pinctrl-0 = <&spi1_bus>;
634 compatible = "samsung,s3c6410-i2s";
635 reg = <0x13970000 0x100>;
636 interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
637 clocks = <&cmu CLK_I2S>, <&cmu CLK_SCLK_I2S>;
638 clock-names = "iis", "i2s_opclk0";
639 dmas = <&pdma0 14>, <&pdma0 13>;
640 dma-names = "tx", "rx";
641 pinctrl-0 = <&i2s2_bus>;
642 pinctrl-names = "default";
647 compatible = "samsung,exynos4210-pwm";
648 reg = <0x139D0000 0x1000>;
649 interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
650 <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
651 <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
652 <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
653 <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
659 compatible = "arm,cortex-a7-pmu";
660 interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
661 <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
664 ppmu_dmc0: ppmu_dmc0@106a0000 {
665 compatible = "samsung,exynos-ppmu";
666 reg = <0x106a0000 0x2000>;
670 ppmu_dmc1: ppmu_dmc1@106b0000 {
671 compatible = "samsung,exynos-ppmu";
672 reg = <0x106b0000 0x2000>;
676 ppmu_cpu: ppmu_cpu@106c0000 {
677 compatible = "samsung,exynos-ppmu";
678 reg = <0x106c0000 0x2000>;
682 ppmu_rightbus: ppmu_rightbus@112a0000 {
683 compatible = "samsung,exynos-ppmu";
684 reg = <0x112a0000 0x2000>;
685 clocks = <&cmu CLK_PPMURIGHT>;
686 clock-names = "ppmu";
690 ppmu_leftbus: ppmu_leftbus0@116a0000 {
691 compatible = "samsung,exynos-ppmu";
692 reg = <0x116a0000 0x2000>;
693 clocks = <&cmu CLK_PPMULEFT>;
694 clock-names = "ppmu";
698 ppmu_camif: ppmu_camif@11ac0000 {
699 compatible = "samsung,exynos-ppmu";
700 reg = <0x11ac0000 0x2000>;
701 clocks = <&cmu CLK_PPMUCAMIF>;
702 clock-names = "ppmu";
706 ppmu_lcd0: ppmu_lcd0@11e40000 {
707 compatible = "samsung,exynos-ppmu";
708 reg = <0x11e40000 0x2000>;
709 clocks = <&cmu CLK_PPMULCD0>;
710 clock-names = "ppmu";
714 ppmu_fsys: ppmu_fsys@12630000 {
715 compatible = "samsung,exynos-ppmu";
716 reg = <0x12630000 0x2000>;
717 clocks = <&cmu CLK_PPMUFILE>;
718 clock-names = "ppmu";
722 ppmu_g3d: ppmu_g3d@13220000 {
723 compatible = "samsung,exynos-ppmu";
724 reg = <0x13220000 0x2000>;
725 clocks = <&cmu CLK_PPMUG3D>;
726 clock-names = "ppmu";
730 ppmu_mfc: ppmu_mfc@13660000 {
731 compatible = "samsung,exynos-ppmu";
732 reg = <0x13660000 0x2000>;
733 clocks = <&cmu CLK_PPMUMFC_L>;
734 clock-names = "ppmu";
739 compatible = "samsung,exynos-bus";
740 clocks = <&cmu_dmc CLK_DIV_DMC>;
742 operating-points-v2 = <&bus_dmc_opp_table>;
746 bus_dmc_opp_table: opp_table1 {
747 compatible = "operating-points-v2";
751 opp-hz = /bits/ 64 <50000000>;
752 opp-microvolt = <800000>;
755 opp-hz = /bits/ 64 <100000000>;
756 opp-microvolt = <800000>;
759 opp-hz = /bits/ 64 <134000000>;
760 opp-microvolt = <800000>;
763 opp-hz = /bits/ 64 <200000000>;
764 opp-microvolt = <825000>;
767 opp-hz = /bits/ 64 <400000000>;
768 opp-microvolt = <875000>;
772 bus_leftbus: bus_leftbus {
773 compatible = "samsung,exynos-bus";
774 clocks = <&cmu CLK_DIV_GDL>;
776 operating-points-v2 = <&bus_leftbus_opp_table>;
780 bus_rightbus: bus_rightbus {
781 compatible = "samsung,exynos-bus";
782 clocks = <&cmu CLK_DIV_GDR>;
784 operating-points-v2 = <&bus_leftbus_opp_table>;
789 compatible = "samsung,exynos-bus";
790 clocks = <&cmu CLK_DIV_ACLK_160>;
792 operating-points-v2 = <&bus_leftbus_opp_table>;
797 compatible = "samsung,exynos-bus";
798 clocks = <&cmu CLK_DIV_ACLK_200>;
800 operating-points-v2 = <&bus_leftbus_opp_table>;
804 bus_mcuisp: bus_mcuisp {
805 compatible = "samsung,exynos-bus";
806 clocks = <&cmu CLK_DIV_ACLK_400_MCUISP>;
808 operating-points-v2 = <&bus_mcuisp_opp_table>;
813 compatible = "samsung,exynos-bus";
814 clocks = <&cmu CLK_DIV_ACLK_266>;
816 operating-points-v2 = <&bus_isp_opp_table>;
820 bus_peril: bus_peril {
821 compatible = "samsung,exynos-bus";
822 clocks = <&cmu CLK_DIV_ACLK_100>;
824 operating-points-v2 = <&bus_peril_opp_table>;
829 compatible = "samsung,exynos-bus";
830 clocks = <&cmu CLK_SCLK_MFC>;
832 operating-points-v2 = <&bus_leftbus_opp_table>;
836 bus_leftbus_opp_table: opp_table2 {
837 compatible = "operating-points-v2";
841 opp-hz = /bits/ 64 <50000000>;
842 opp-microvolt = <900000>;
845 opp-hz = /bits/ 64 <80000000>;
846 opp-microvolt = <900000>;
849 opp-hz = /bits/ 64 <100000000>;
850 opp-microvolt = <1000000>;
853 opp-hz = /bits/ 64 <134000000>;
854 opp-microvolt = <1000000>;
857 opp-hz = /bits/ 64 <200000000>;
858 opp-microvolt = <1000000>;
862 bus_mcuisp_opp_table: opp_table3 {
863 compatible = "operating-points-v2";
867 opp-hz = /bits/ 64 <50000000>;
870 opp-hz = /bits/ 64 <80000000>;
873 opp-hz = /bits/ 64 <100000000>;
876 opp-hz = /bits/ 64 <200000000>;
879 opp-hz = /bits/ 64 <400000000>;
883 bus_isp_opp_table: opp_table4 {
884 compatible = "operating-points-v2";
888 opp-hz = /bits/ 64 <50000000>;
891 opp-hz = /bits/ 64 <80000000>;
894 opp-hz = /bits/ 64 <100000000>;
897 opp-hz = /bits/ 64 <200000000>;
900 opp-hz = /bits/ 64 <300000000>;
904 bus_peril_opp_table: opp_table5 {
905 compatible = "operating-points-v2";
909 opp-hz = /bits/ 64 <50000000>;
912 opp-hz = /bits/ 64 <80000000>;
915 opp-hz = /bits/ 64 <100000000>;
921 #include "exynos3250-pinctrl.dtsi"