1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 $id: http://devicetree.org/schemas/sound/mt8192-afe-pcm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mediatek AFE PCM controller for mt8192
10 - Jiaxin Yu <jiaxin.yu@mediatek.com>
11 - Shane Chien <shane.chien@mediatek.com>
15 const: mediatek,mt8192-audio
27 $ref: "/schemas/types.yaml#/definitions/phandle"
28 description: The phandle of the mediatek apmixedsys controller
31 $ref: "/schemas/types.yaml#/definitions/phandle"
32 description: The phandle of the mediatek infracfg controller
35 $ref: "/schemas/types.yaml#/definitions/phandle"
36 description: The phandle of the mediatek topckgen controller
43 - description: AFE clock
44 - description: ADDA DAC clock
45 - description: ADDA DAC pre-distortion clock
46 - description: audio infra sys clock
47 - description: audio infra 26M clock
53 - const: aud_dac_predis_clk
54 - const: aud_infra_clk
55 - const: aud_infra_26m_clk
69 additionalProperties: false
73 #include <dt-bindings/clock/mt8192-clk.h>
74 #include <dt-bindings/interrupt-controller/arm-gic.h>
75 #include <dt-bindings/interrupt-controller/irq.h>
76 #include <dt-bindings/power/mt8192-power.h>
77 #include <dt-bindings/reset-controller/mt8192-resets.h>
80 compatible = "mediatek,mt8192-audio";
81 interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>;
82 resets = <&watchdog MT8192_TOPRGU_AUDIO_SW_RST>;
83 reset-names = "audiosys";
84 mediatek,apmixedsys = <&apmixedsys>;
85 mediatek,infracfg = <&infracfg>;
86 mediatek,topckgen = <&topckgen>;
87 power-domains = <&scpsys MT8192_POWER_DOMAIN_AUDIO>;
88 clocks = <&audsys CLK_AUD_AFE>,
89 <&audsys CLK_AUD_DAC>,
90 <&audsys CLK_AUD_DAC_PREDIS>,
91 <&infracfg CLK_INFRA_AUDIO>,
92 <&infracfg CLK_INFRA_AUDIO_26M_B>;
93 clock-names = "aud_afe_clk",