Commit | Line | Data |
---|---|---|
09c434b8 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
1bd9debf TI |
2 | /* |
3 | * Driver for DBRI sound chip found on Sparcs. | |
4338829e | 4 | * Copyright (C) 2004, 2005 Martin Habets (mhabets@users.sourceforge.net) |
1bd9debf | 5 | * |
1be54c82 KH |
6 | * Converted to ring buffered version by Krzysztof Helt (krzysztof.h1@wp.pl) |
7 | * | |
1bd9debf TI |
8 | * Based entirely upon drivers/sbus/audio/dbri.c which is: |
9 | * Copyright (C) 1997 Rudolf Koenig (rfkoenig@immd4.informatik.uni-erlangen.de) | |
10 | * Copyright (C) 1998, 1999 Brent Baccala (baccala@freesoft.org) | |
11 | * | |
098ccbc5 KH |
12 | * This is the low level driver for the DBRI & MMCODEC duo used for ISDN & AUDIO |
13 | * on Sun SPARCStation 10, 20, LX and Voyager models. | |
1bd9debf TI |
14 | * |
15 | * - DBRI: AT&T T5900FX Dual Basic Rates ISDN Interface. It is a 32 channel | |
16 | * data time multiplexer with ISDN support (aka T7259) | |
17 | * Interfaces: SBus,ISDN NT & TE, CHI, 4 bits parallel. | |
18 | * CHI: (spelled ki) Concentration Highway Interface (AT&T or Intel bus ?). | |
19 | * Documentation: | |
098ccbc5 | 20 | * - "STP 4000SBus Dual Basic Rate ISDN (DBRI) Transceiver" from |
1bd9debf TI |
21 | * Sparc Technology Business (courtesy of Sun Support) |
22 | * - Data sheet of the T7903, a newer but very similar ISA bus equivalent | |
098ccbc5 | 23 | * available from the Lucent (formerly AT&T microelectronics) home |
1bd9debf TI |
24 | * page. |
25 | * - http://www.freesoft.org/Linux/DBRI/ | |
26 | * - MMCODEC: Crystal Semiconductor CS4215 16 bit Multimedia Audio Codec | |
27 | * Interfaces: CHI, Audio In & Out, 2 bits parallel | |
28 | * Documentation: from the Crystal Semiconductor home page. | |
29 | * | |
30 | * The DBRI is a 32 pipe machine, each pipe can transfer some bits between | |
098ccbc5 KH |
31 | * memory and a serial device (long pipes, no. 0-15) or between two serial |
32 | * devices (short pipes, no. 16-31), or simply send a fixed data to a serial | |
1bd9debf | 33 | * device (short pipes). |
098ccbc5 | 34 | * A timeslot defines the bit-offset and no. of bits read from a serial device. |
1bd9debf TI |
35 | * The timeslots are linked to 6 circular lists, one for each direction for |
36 | * each serial device (NT,TE,CHI). A timeslot is associated to 1 or 2 pipes | |
37 | * (the second one is a monitor/tee pipe, valid only for serial input). | |
38 | * | |
39 | * The mmcodec is connected via the CHI bus and needs the data & some | |
098ccbc5 | 40 | * parameters (volume, output selection) time multiplexed in 8 byte |
1bd9debf TI |
41 | * chunks. It also has a control mode, which serves for audio format setting. |
42 | * | |
43 | * Looking at the CS4215 data sheet it is easy to set up 2 or 4 codecs on | |
098ccbc5 KH |
44 | * the same CHI bus, so I thought perhaps it is possible to use the on-board |
45 | * & the speakerbox codec simultaneously, giving 2 (not very independent :-) | |
1bd9debf TI |
46 | * audio devices. But the SUN HW group decided against it, at least on my |
47 | * LX the speakerbox connector has at least 1 pin missing and 1 wrongly | |
48 | * connected. | |
4338829e MH |
49 | * |
50 | * I've tried to stick to the following function naming conventions: | |
51 | * snd_* ALSA stuff | |
d254c8f7 | 52 | * cs4215_* CS4215 codec specific stuff |
4338829e MH |
53 | * dbri_* DBRI high-level stuff |
54 | * other DBRI low-level stuff | |
1bd9debf TI |
55 | */ |
56 | ||
1bd9debf TI |
57 | #include <linux/interrupt.h> |
58 | #include <linux/delay.h> | |
098ccbc5 KH |
59 | #include <linux/irq.h> |
60 | #include <linux/io.h> | |
738f2b7b | 61 | #include <linux/dma-mapping.h> |
5a0e3ad6 | 62 | #include <linux/gfp.h> |
1bd9debf TI |
63 | |
64 | #include <sound/core.h> | |
65 | #include <sound/pcm.h> | |
66 | #include <sound/pcm_params.h> | |
67 | #include <sound/info.h> | |
68 | #include <sound/control.h> | |
69 | #include <sound/initval.h> | |
70 | ||
ef285fe6 | 71 | #include <linux/of.h> |
2bd320f8 | 72 | #include <linux/of_device.h> |
60063497 | 73 | #include <linux/atomic.h> |
da155d5b | 74 | #include <linux/module.h> |
1bd9debf TI |
75 | |
76 | MODULE_AUTHOR("Rudolf Koenig, Brent Baccala and Martin Habets"); | |
77 | MODULE_DESCRIPTION("Sun DBRI"); | |
78 | MODULE_LICENSE("GPL"); | |
79 | MODULE_SUPPORTED_DEVICE("{{Sun,DBRI}}"); | |
80 | ||
81 | static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */ | |
82 | static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */ | |
098ccbc5 | 83 | /* Enable this card */ |
a67ff6a5 | 84 | static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; |
1bd9debf TI |
85 | |
86 | module_param_array(index, int, NULL, 0444); | |
87 | MODULE_PARM_DESC(index, "Index value for Sun DBRI soundcard."); | |
88 | module_param_array(id, charp, NULL, 0444); | |
89 | MODULE_PARM_DESC(id, "ID string for Sun DBRI soundcard."); | |
90 | module_param_array(enable, bool, NULL, 0444); | |
91 | MODULE_PARM_DESC(enable, "Enable Sun DBRI soundcard."); | |
92 | ||
ab93c7ae | 93 | #undef DBRI_DEBUG |
1bd9debf TI |
94 | |
95 | #define D_INT (1<<0) | |
96 | #define D_GEN (1<<1) | |
97 | #define D_CMD (1<<2) | |
98 | #define D_MM (1<<3) | |
99 | #define D_USR (1<<4) | |
100 | #define D_DESC (1<<5) | |
101 | ||
6581f4e7 | 102 | static int dbri_debug; |
4338829e | 103 | module_param(dbri_debug, int, 0644); |
1bd9debf TI |
104 | MODULE_PARM_DESC(dbri_debug, "Debug value for Sun DBRI soundcard."); |
105 | ||
106 | #ifdef DBRI_DEBUG | |
107 | static char *cmds[] = { | |
108 | "WAIT", "PAUSE", "JUMP", "IIQ", "REX", "SDP", "CDP", "DTS", | |
109 | "SSP", "CHI", "NT", "TE", "CDEC", "TEST", "CDM", "RESRV" | |
110 | }; | |
111 | ||
098ccbc5 | 112 | #define dprintk(a, x...) if (dbri_debug & a) printk(KERN_DEBUG x) |
1bd9debf | 113 | |
1bd9debf | 114 | #else |
aaad3653 | 115 | #define dprintk(a, x...) do { } while (0) |
1bd9debf | 116 | |
1bd9debf TI |
117 | #endif /* DBRI_DEBUG */ |
118 | ||
42fe7647 KH |
119 | #define DBRI_CMD(cmd, intr, value) ((cmd << 28) | \ |
120 | (intr << 27) | \ | |
121 | value) | |
122 | ||
1bd9debf TI |
123 | /*************************************************************************** |
124 | CS4215 specific definitions and structures | |
125 | ****************************************************************************/ | |
126 | ||
127 | struct cs4215 { | |
128 | __u8 data[4]; /* Data mode: Time slots 5-8 */ | |
129 | __u8 ctrl[4]; /* Ctrl mode: Time slots 1-4 */ | |
130 | __u8 onboard; | |
131 | __u8 offset; /* Bit offset from frame sync to time slot 1 */ | |
132 | volatile __u32 status; | |
133 | volatile __u32 version; | |
134 | __u8 precision; /* In bits, either 8 or 16 */ | |
135 | __u8 channels; /* 1 or 2 */ | |
136 | }; | |
137 | ||
138 | /* | |
098ccbc5 | 139 | * Control mode first |
1bd9debf TI |
140 | */ |
141 | ||
142 | /* Time Slot 1, Status register */ | |
143 | #define CS4215_CLB (1<<2) /* Control Latch Bit */ | |
144 | #define CS4215_OLB (1<<3) /* 1: line: 2.0V, speaker 4V */ | |
145 | /* 0: line: 2.8V, speaker 8V */ | |
146 | #define CS4215_MLB (1<<4) /* 1: Microphone: 20dB gain disabled */ | |
147 | #define CS4215_RSRVD_1 (1<<5) | |
148 | ||
149 | /* Time Slot 2, Data Format Register */ | |
150 | #define CS4215_DFR_LINEAR16 0 | |
151 | #define CS4215_DFR_ULAW 1 | |
152 | #define CS4215_DFR_ALAW 2 | |
153 | #define CS4215_DFR_LINEAR8 3 | |
154 | #define CS4215_DFR_STEREO (1<<2) | |
155 | static struct { | |
156 | unsigned short freq; | |
157 | unsigned char xtal; | |
158 | unsigned char csval; | |
159 | } CS4215_FREQ[] = { | |
160 | { 8000, (1 << 4), (0 << 3) }, | |
161 | { 16000, (1 << 4), (1 << 3) }, | |
162 | { 27429, (1 << 4), (2 << 3) }, /* Actually 24428.57 */ | |
163 | { 32000, (1 << 4), (3 << 3) }, | |
164 | /* { NA, (1 << 4), (4 << 3) }, */ | |
165 | /* { NA, (1 << 4), (5 << 3) }, */ | |
166 | { 48000, (1 << 4), (6 << 3) }, | |
167 | { 9600, (1 << 4), (7 << 3) }, | |
ab93c7ae | 168 | { 5512, (2 << 4), (0 << 3) }, /* Actually 5512.5 */ |
1bd9debf TI |
169 | { 11025, (2 << 4), (1 << 3) }, |
170 | { 18900, (2 << 4), (2 << 3) }, | |
171 | { 22050, (2 << 4), (3 << 3) }, | |
172 | { 37800, (2 << 4), (4 << 3) }, | |
173 | { 44100, (2 << 4), (5 << 3) }, | |
174 | { 33075, (2 << 4), (6 << 3) }, | |
175 | { 6615, (2 << 4), (7 << 3) }, | |
176 | { 0, 0, 0} | |
177 | }; | |
178 | ||
179 | #define CS4215_HPF (1<<7) /* High Pass Filter, 1: Enabled */ | |
180 | ||
181 | #define CS4215_12_MASK 0xfcbf /* Mask off reserved bits in slot 1 & 2 */ | |
182 | ||
183 | /* Time Slot 3, Serial Port Control register */ | |
184 | #define CS4215_XEN (1<<0) /* 0: Enable serial output */ | |
185 | #define CS4215_XCLK (1<<1) /* 1: Master mode: Generate SCLK */ | |
186 | #define CS4215_BSEL_64 (0<<2) /* Bitrate: 64 bits per frame */ | |
187 | #define CS4215_BSEL_128 (1<<2) | |
188 | #define CS4215_BSEL_256 (2<<2) | |
189 | #define CS4215_MCK_MAST (0<<4) /* Master clock */ | |
190 | #define CS4215_MCK_XTL1 (1<<4) /* 24.576 MHz clock source */ | |
191 | #define CS4215_MCK_XTL2 (2<<4) /* 16.9344 MHz clock source */ | |
192 | #define CS4215_MCK_CLK1 (3<<4) /* Clockin, 256 x Fs */ | |
193 | #define CS4215_MCK_CLK2 (4<<4) /* Clockin, see DFR */ | |
194 | ||
195 | /* Time Slot 4, Test Register */ | |
196 | #define CS4215_DAD (1<<0) /* 0:Digital-Dig loop, 1:Dig-Analog-Dig loop */ | |
197 | #define CS4215_ENL (1<<1) /* Enable Loopback Testing */ | |
198 | ||
199 | /* Time Slot 5, Parallel Port Register */ | |
200 | /* Read only here and the same as the in data mode */ | |
201 | ||
202 | /* Time Slot 6, Reserved */ | |
203 | ||
204 | /* Time Slot 7, Version Register */ | |
205 | #define CS4215_VERSION_MASK 0xf /* Known versions 0/C, 1/D, 2/E */ | |
206 | ||
207 | /* Time Slot 8, Reserved */ | |
208 | ||
209 | /* | |
210 | * Data mode | |
211 | */ | |
212 | /* Time Slot 1-2: Left Channel Data, 2-3: Right Channel Data */ | |
213 | ||
214 | /* Time Slot 5, Output Setting */ | |
215 | #define CS4215_LO(v) v /* Left Output Attenuation 0x3f: -94.5 dB */ | |
216 | #define CS4215_LE (1<<6) /* Line Out Enable */ | |
217 | #define CS4215_HE (1<<7) /* Headphone Enable */ | |
218 | ||
219 | /* Time Slot 6, Output Setting */ | |
220 | #define CS4215_RO(v) v /* Right Output Attenuation 0x3f: -94.5 dB */ | |
221 | #define CS4215_SE (1<<6) /* Speaker Enable */ | |
222 | #define CS4215_ADI (1<<7) /* A/D Data Invalid: Busy in calibration */ | |
223 | ||
224 | /* Time Slot 7, Input Setting */ | |
225 | #define CS4215_LG(v) v /* Left Gain Setting 0xf: 22.5 dB */ | |
226 | #define CS4215_IS (1<<4) /* Input Select: 1=Microphone, 0=Line */ | |
098ccbc5 | 227 | #define CS4215_OVR (1<<5) /* 1: Over range condition occurred */ |
1bd9debf TI |
228 | #define CS4215_PIO0 (1<<6) /* Parallel I/O 0 */ |
229 | #define CS4215_PIO1 (1<<7) | |
230 | ||
231 | /* Time Slot 8, Input Setting */ | |
232 | #define CS4215_RG(v) v /* Right Gain Setting 0xf: 22.5 dB */ | |
233 | #define CS4215_MA(v) (v<<4) /* Monitor Path Attenuation 0xf: mute */ | |
234 | ||
235 | /*************************************************************************** | |
236 | DBRI specific definitions and structures | |
237 | ****************************************************************************/ | |
238 | ||
239 | /* DBRI main registers */ | |
cf68d212 KH |
240 | #define REG0 0x00 /* Status and Control */ |
241 | #define REG1 0x04 /* Mode and Interrupt */ | |
242 | #define REG2 0x08 /* Parallel IO */ | |
243 | #define REG3 0x0c /* Test */ | |
244 | #define REG8 0x20 /* Command Queue Pointer */ | |
245 | #define REG9 0x24 /* Interrupt Queue Pointer */ | |
1bd9debf TI |
246 | |
247 | #define DBRI_NO_CMDS 64 | |
1bd9debf TI |
248 | #define DBRI_INT_BLK 64 |
249 | #define DBRI_NO_DESCS 64 | |
250 | #define DBRI_NO_PIPES 32 | |
470f1f1a | 251 | #define DBRI_MAX_PIPE (DBRI_NO_PIPES - 1) |
1bd9debf TI |
252 | |
253 | #define DBRI_REC 0 | |
254 | #define DBRI_PLAY 1 | |
255 | #define DBRI_NO_STREAMS 2 | |
256 | ||
257 | /* One transmit/receive descriptor */ | |
c2735446 | 258 | /* When ba != 0 descriptor is used */ |
1bd9debf TI |
259 | struct dbri_mem { |
260 | volatile __u32 word1; | |
16727d94 KH |
261 | __u32 ba; /* Transmit/Receive Buffer Address */ |
262 | __u32 nda; /* Next Descriptor Address */ | |
1bd9debf TI |
263 | volatile __u32 word4; |
264 | }; | |
265 | ||
266 | /* This structure is in a DMA region where it can accessed by both | |
267 | * the CPU and the DBRI | |
268 | */ | |
269 | struct dbri_dma { | |
1be54c82 | 270 | s32 cmd[DBRI_NO_CMDS]; /* Place for commands */ |
6fb98280 | 271 | volatile s32 intr[DBRI_INT_BLK]; /* Interrupt field */ |
1bd9debf TI |
272 | struct dbri_mem desc[DBRI_NO_DESCS]; /* Xmit/receive descriptors */ |
273 | }; | |
274 | ||
275 | #define dbri_dma_off(member, elem) \ | |
276 | ((u32)(unsigned long) \ | |
277 | (&(((struct dbri_dma *)0)->member[elem]))) | |
278 | ||
279 | enum in_or_out { PIPEinput, PIPEoutput }; | |
280 | ||
281 | struct dbri_pipe { | |
282 | u32 sdp; /* SDP command word */ | |
1bd9debf | 283 | int nextpipe; /* Next pipe in linked list */ |
1bd9debf TI |
284 | int length; /* Length of timeslot (bits) */ |
285 | int first_desc; /* Index of first descriptor */ | |
286 | int desc; /* Index of active descriptor */ | |
287 | volatile __u32 *recv_fixed_ptr; /* Ptr to receive fixed data */ | |
288 | }; | |
289 | ||
1bd9debf | 290 | /* Per stream (playback or record) information */ |
475675d6 TI |
291 | struct dbri_streaminfo { |
292 | struct snd_pcm_substream *substream; | |
098ccbc5 | 293 | u32 dvma_buffer; /* Device view of ALSA DMA buffer */ |
1bd9debf TI |
294 | int size; /* Size of DMA buffer */ |
295 | size_t offset; /* offset in user buffer */ | |
296 | int pipe; /* Data pipe used */ | |
297 | int left_gain; /* mixer elements */ | |
298 | int right_gain; | |
475675d6 | 299 | }; |
1bd9debf TI |
300 | |
301 | /* This structure holds the information for both chips (DBRI & CS4215) */ | |
475675d6 | 302 | struct snd_dbri { |
1bd9debf | 303 | int regs_size, irq; /* Needed for unload */ |
2dc11581 | 304 | struct platform_device *op; /* OF device info */ |
1bd9debf TI |
305 | spinlock_t lock; |
306 | ||
16727d94 | 307 | struct dbri_dma *dma; /* Pointer to our DMA block */ |
16f46050 | 308 | dma_addr_t dma_dvma; /* DBRI visible DMA address */ |
1bd9debf TI |
309 | |
310 | void __iomem *regs; /* dbri HW regs */ | |
1bd9debf | 311 | int dbri_irqp; /* intr queue pointer */ |
1bd9debf TI |
312 | |
313 | struct dbri_pipe pipes[DBRI_NO_PIPES]; /* DBRI's 32 data pipes */ | |
c2735446 | 314 | int next_desc[DBRI_NO_DESCS]; /* Index of next desc, or -1 */ |
1be54c82 KH |
315 | spinlock_t cmdlock; /* Protects cmd queue accesses */ |
316 | s32 *cmdptr; /* Pointer to the last queued cmd */ | |
1bd9debf | 317 | |
1bd9debf TI |
318 | int chi_bpf; |
319 | ||
320 | struct cs4215 mm; /* mmcodec special info */ | |
321 | /* per stream (playback/record) info */ | |
322 | struct dbri_streaminfo stream_info[DBRI_NO_STREAMS]; | |
475675d6 | 323 | }; |
1bd9debf | 324 | |
1bd9debf TI |
325 | #define DBRI_MAX_VOLUME 63 /* Output volume */ |
326 | #define DBRI_MAX_GAIN 15 /* Input gain */ | |
1bd9debf TI |
327 | |
328 | /* DBRI Reg0 - Status Control Register - defines. (Page 17) */ | |
329 | #define D_P (1<<15) /* Program command & queue pointer valid */ | |
330 | #define D_G (1<<14) /* Allow 4-Word SBus Burst */ | |
331 | #define D_S (1<<13) /* Allow 16-Word SBus Burst */ | |
332 | #define D_E (1<<12) /* Allow 8-Word SBus Burst */ | |
333 | #define D_X (1<<7) /* Sanity Timer Disable */ | |
334 | #define D_T (1<<6) /* Permit activation of the TE interface */ | |
335 | #define D_N (1<<5) /* Permit activation of the NT interface */ | |
336 | #define D_C (1<<4) /* Permit activation of the CHI interface */ | |
337 | #define D_F (1<<3) /* Force Sanity Timer Time-Out */ | |
338 | #define D_D (1<<2) /* Disable Master Mode */ | |
339 | #define D_H (1<<1) /* Halt for Analysis */ | |
340 | #define D_R (1<<0) /* Soft Reset */ | |
341 | ||
342 | /* DBRI Reg1 - Mode and Interrupt Register - defines. (Page 18) */ | |
343 | #define D_LITTLE_END (1<<8) /* Byte Order */ | |
344 | #define D_BIG_END (0<<8) /* Byte Order */ | |
098ccbc5 KH |
345 | #define D_MRR (1<<4) /* Multiple Error Ack on SBus (read only) */ |
346 | #define D_MLE (1<<3) /* Multiple Late Error on SBus (read only) */ | |
347 | #define D_LBG (1<<2) /* Lost Bus Grant on SBus (read only) */ | |
348 | #define D_MBE (1<<1) /* Burst Error on SBus (read only) */ | |
349 | #define D_IR (1<<0) /* Interrupt Indicator (read only) */ | |
1bd9debf TI |
350 | |
351 | /* DBRI Reg2 - Parallel IO Register - defines. (Page 18) */ | |
352 | #define D_ENPIO3 (1<<7) /* Enable Pin 3 */ | |
353 | #define D_ENPIO2 (1<<6) /* Enable Pin 2 */ | |
354 | #define D_ENPIO1 (1<<5) /* Enable Pin 1 */ | |
355 | #define D_ENPIO0 (1<<4) /* Enable Pin 0 */ | |
356 | #define D_ENPIO (0xf0) /* Enable all the pins */ | |
357 | #define D_PIO3 (1<<3) /* Pin 3: 1: Data mode, 0: Ctrl mode */ | |
358 | #define D_PIO2 (1<<2) /* Pin 2: 1: Onboard PDN */ | |
359 | #define D_PIO1 (1<<1) /* Pin 1: 0: Reset */ | |
360 | #define D_PIO0 (1<<0) /* Pin 0: 1: Speakerbox PDN */ | |
361 | ||
362 | /* DBRI Commands (Page 20) */ | |
363 | #define D_WAIT 0x0 /* Stop execution */ | |
364 | #define D_PAUSE 0x1 /* Flush long pipes */ | |
365 | #define D_JUMP 0x2 /* New command queue */ | |
366 | #define D_IIQ 0x3 /* Initialize Interrupt Queue */ | |
367 | #define D_REX 0x4 /* Report command execution via interrupt */ | |
368 | #define D_SDP 0x5 /* Setup Data Pipe */ | |
369 | #define D_CDP 0x6 /* Continue Data Pipe (reread NULL Pointer) */ | |
370 | #define D_DTS 0x7 /* Define Time Slot */ | |
371 | #define D_SSP 0x8 /* Set short Data Pipe */ | |
372 | #define D_CHI 0x9 /* Set CHI Global Mode */ | |
373 | #define D_NT 0xa /* NT Command */ | |
374 | #define D_TE 0xb /* TE Command */ | |
375 | #define D_CDEC 0xc /* Codec setup */ | |
376 | #define D_TEST 0xd /* No comment */ | |
377 | #define D_CDM 0xe /* CHI Data mode command */ | |
378 | ||
379 | /* Special bits for some commands */ | |
098ccbc5 | 380 | #define D_PIPE(v) ((v)<<0) /* Pipe No.: 0-15 long, 16-21 short */ |
1bd9debf TI |
381 | |
382 | /* Setup Data Pipe */ | |
383 | /* IRM */ | |
098ccbc5 | 384 | #define D_SDP_2SAME (1<<18) /* Report 2nd time in a row value received */ |
1bd9debf TI |
385 | #define D_SDP_CHANGE (2<<18) /* Report any changes */ |
386 | #define D_SDP_EVERY (3<<18) /* Report any changes */ | |
387 | #define D_SDP_EOL (1<<17) /* EOL interrupt enable */ | |
388 | #define D_SDP_IDLE (1<<16) /* HDLC idle interrupt enable */ | |
389 | ||
390 | /* Pipe data MODE */ | |
391 | #define D_SDP_MEM (0<<13) /* To/from memory */ | |
392 | #define D_SDP_HDLC (2<<13) | |
393 | #define D_SDP_HDLC_D (3<<13) /* D Channel (prio control) */ | |
394 | #define D_SDP_SER (4<<13) /* Serial to serial */ | |
395 | #define D_SDP_FIXED (6<<13) /* Short only */ | |
396 | #define D_SDP_MODE(v) ((v)&(7<<13)) | |
397 | ||
398 | #define D_SDP_TO_SER (1<<12) /* Direction */ | |
399 | #define D_SDP_FROM_SER (0<<12) /* Direction */ | |
400 | #define D_SDP_MSB (1<<11) /* Bit order within Byte */ | |
401 | #define D_SDP_LSB (0<<11) /* Bit order within Byte */ | |
402 | #define D_SDP_P (1<<10) /* Pointer Valid */ | |
403 | #define D_SDP_A (1<<8) /* Abort */ | |
404 | #define D_SDP_C (1<<7) /* Clear */ | |
405 | ||
406 | /* Define Time Slot */ | |
407 | #define D_DTS_VI (1<<17) /* Valid Input Time-Slot Descriptor */ | |
408 | #define D_DTS_VO (1<<16) /* Valid Output Time-Slot Descriptor */ | |
409 | #define D_DTS_INS (1<<15) /* Insert Time Slot */ | |
410 | #define D_DTS_DEL (0<<15) /* Delete Time Slot */ | |
411 | #define D_DTS_PRVIN(v) ((v)<<10) /* Previous In Pipe */ | |
412 | #define D_DTS_PRVOUT(v) ((v)<<5) /* Previous Out Pipe */ | |
413 | ||
414 | /* Time Slot defines */ | |
415 | #define D_TS_LEN(v) ((v)<<24) /* Number of bits in this time slot */ | |
416 | #define D_TS_CYCLE(v) ((v)<<14) /* Bit Count at start of TS */ | |
417 | #define D_TS_DI (1<<13) /* Data Invert */ | |
418 | #define D_TS_1CHANNEL (0<<10) /* Single Channel / Normal mode */ | |
419 | #define D_TS_MONITOR (2<<10) /* Monitor pipe */ | |
420 | #define D_TS_NONCONTIG (3<<10) /* Non contiguous mode */ | |
421 | #define D_TS_ANCHOR (7<<10) /* Starting short pipes */ | |
422 | #define D_TS_MON(v) ((v)<<5) /* Monitor Pipe */ | |
098ccbc5 | 423 | #define D_TS_NEXT(v) ((v)<<0) /* Pipe no.: 0-15 long, 16-21 short */ |
1bd9debf TI |
424 | |
425 | /* Concentration Highway Interface Modes */ | |
426 | #define D_CHI_CHICM(v) ((v)<<16) /* Clock mode */ | |
427 | #define D_CHI_IR (1<<15) /* Immediate Interrupt Report */ | |
428 | #define D_CHI_EN (1<<14) /* CHIL Interrupt enabled */ | |
429 | #define D_CHI_OD (1<<13) /* Open Drain Enable */ | |
430 | #define D_CHI_FE (1<<12) /* Sample CHIFS on Rising Frame Edge */ | |
431 | #define D_CHI_FD (1<<11) /* Frame Drive */ | |
432 | #define D_CHI_BPF(v) ((v)<<0) /* Bits per Frame */ | |
433 | ||
434 | /* NT: These are here for completeness */ | |
435 | #define D_NT_FBIT (1<<17) /* Frame Bit */ | |
436 | #define D_NT_NBF (1<<16) /* Number of bad frames to loose framing */ | |
437 | #define D_NT_IRM_IMM (1<<15) /* Interrupt Report & Mask: Immediate */ | |
438 | #define D_NT_IRM_EN (1<<14) /* Interrupt Report & Mask: Enable */ | |
098ccbc5 | 439 | #define D_NT_ISNT (1<<13) /* Configure interface as NT */ |
1bd9debf TI |
440 | #define D_NT_FT (1<<12) /* Fixed Timing */ |
441 | #define D_NT_EZ (1<<11) /* Echo Channel is Zeros */ | |
442 | #define D_NT_IFA (1<<10) /* Inhibit Final Activation */ | |
443 | #define D_NT_ACT (1<<9) /* Activate Interface */ | |
444 | #define D_NT_MFE (1<<8) /* Multiframe Enable */ | |
445 | #define D_NT_RLB(v) ((v)<<5) /* Remote Loopback */ | |
446 | #define D_NT_LLB(v) ((v)<<2) /* Local Loopback */ | |
447 | #define D_NT_FACT (1<<1) /* Force Activation */ | |
448 | #define D_NT_ABV (1<<0) /* Activate Bipolar Violation */ | |
449 | ||
450 | /* Codec Setup */ | |
451 | #define D_CDEC_CK(v) ((v)<<24) /* Clock Select */ | |
452 | #define D_CDEC_FED(v) ((v)<<12) /* FSCOD Falling Edge Delay */ | |
453 | #define D_CDEC_RED(v) ((v)<<0) /* FSCOD Rising Edge Delay */ | |
454 | ||
455 | /* Test */ | |
456 | #define D_TEST_RAM(v) ((v)<<16) /* RAM Pointer */ | |
457 | #define D_TEST_SIZE(v) ((v)<<11) /* */ | |
458 | #define D_TEST_ROMONOFF 0x5 /* Toggle ROM opcode monitor on/off */ | |
098ccbc5 | 459 | #define D_TEST_PROC 0x6 /* Microprocessor test */ |
1bd9debf TI |
460 | #define D_TEST_SER 0x7 /* Serial-Controller test */ |
461 | #define D_TEST_RAMREAD 0x8 /* Copy from Ram to system memory */ | |
462 | #define D_TEST_RAMWRITE 0x9 /* Copy into Ram from system memory */ | |
463 | #define D_TEST_RAMBIST 0xa /* RAM Built-In Self Test */ | |
464 | #define D_TEST_MCBIST 0xb /* Microcontroller Built-In Self Test */ | |
465 | #define D_TEST_DUMP 0xe /* ROM Dump */ | |
466 | ||
467 | /* CHI Data Mode */ | |
098ccbc5 KH |
468 | #define D_CDM_THI (1 << 8) /* Transmit Data on CHIDR Pin */ |
469 | #define D_CDM_RHI (1 << 7) /* Receive Data on CHIDX Pin */ | |
470 | #define D_CDM_RCE (1 << 6) /* Receive on Rising Edge of CHICK */ | |
471 | #define D_CDM_XCE (1 << 2) /* Transmit Data on Rising Edge of CHICK */ | |
472 | #define D_CDM_XEN (1 << 1) /* Transmit Highway Enable */ | |
473 | #define D_CDM_REN (1 << 0) /* Receive Highway Enable */ | |
1bd9debf TI |
474 | |
475 | /* The Interrupts */ | |
476 | #define D_INTR_BRDY 1 /* Buffer Ready for processing */ | |
477 | #define D_INTR_MINT 2 /* Marked Interrupt in RD/TD */ | |
478 | #define D_INTR_IBEG 3 /* Flag to idle transition detected (HDLC) */ | |
479 | #define D_INTR_IEND 4 /* Idle to flag transition detected (HDLC) */ | |
480 | #define D_INTR_EOL 5 /* End of List */ | |
481 | #define D_INTR_CMDI 6 /* Command has bean read */ | |
482 | #define D_INTR_XCMP 8 /* Transmission of frame complete */ | |
483 | #define D_INTR_SBRI 9 /* BRI status change info */ | |
484 | #define D_INTR_FXDT 10 /* Fixed data change */ | |
485 | #define D_INTR_CHIL 11 /* CHI lost frame sync (channel 36 only) */ | |
486 | #define D_INTR_COLL 11 /* Unrecoverable D-Channel collision */ | |
487 | #define D_INTR_DBYT 12 /* Dropped by frame slip */ | |
488 | #define D_INTR_RBYT 13 /* Repeated by frame slip */ | |
489 | #define D_INTR_LINT 14 /* Lost Interrupt */ | |
490 | #define D_INTR_UNDR 15 /* DMA underrun */ | |
491 | ||
492 | #define D_INTR_TE 32 | |
493 | #define D_INTR_NT 34 | |
494 | #define D_INTR_CHI 36 | |
495 | #define D_INTR_CMD 38 | |
496 | ||
098ccbc5 KH |
497 | #define D_INTR_GETCHAN(v) (((v) >> 24) & 0x3f) |
498 | #define D_INTR_GETCODE(v) (((v) >> 20) & 0xf) | |
499 | #define D_INTR_GETCMD(v) (((v) >> 16) & 0xf) | |
1bd9debf TI |
500 | #define D_INTR_GETVAL(v) ((v) & 0xffff) |
501 | #define D_INTR_GETRVAL(v) ((v) & 0xfffff) | |
502 | ||
503 | #define D_P_0 0 /* TE receive anchor */ | |
504 | #define D_P_1 1 /* TE transmit anchor */ | |
505 | #define D_P_2 2 /* NT transmit anchor */ | |
506 | #define D_P_3 3 /* NT receive anchor */ | |
507 | #define D_P_4 4 /* CHI send data */ | |
508 | #define D_P_5 5 /* CHI receive data */ | |
509 | #define D_P_6 6 /* */ | |
510 | #define D_P_7 7 /* */ | |
511 | #define D_P_8 8 /* */ | |
512 | #define D_P_9 9 /* */ | |
513 | #define D_P_10 10 /* */ | |
514 | #define D_P_11 11 /* */ | |
515 | #define D_P_12 12 /* */ | |
516 | #define D_P_13 13 /* */ | |
517 | #define D_P_14 14 /* */ | |
518 | #define D_P_15 15 /* */ | |
519 | #define D_P_16 16 /* CHI anchor pipe */ | |
520 | #define D_P_17 17 /* CHI send */ | |
521 | #define D_P_18 18 /* CHI receive */ | |
522 | #define D_P_19 19 /* CHI receive */ | |
523 | #define D_P_20 20 /* CHI receive */ | |
524 | #define D_P_21 21 /* */ | |
525 | #define D_P_22 22 /* */ | |
526 | #define D_P_23 23 /* */ | |
527 | #define D_P_24 24 /* */ | |
528 | #define D_P_25 25 /* */ | |
529 | #define D_P_26 26 /* */ | |
530 | #define D_P_27 27 /* */ | |
531 | #define D_P_28 28 /* */ | |
532 | #define D_P_29 29 /* */ | |
533 | #define D_P_30 30 /* */ | |
534 | #define D_P_31 31 /* */ | |
535 | ||
536 | /* Transmit descriptor defines */ | |
098ccbc5 KH |
537 | #define DBRI_TD_F (1 << 31) /* End of Frame */ |
538 | #define DBRI_TD_D (1 << 30) /* Do not append CRC */ | |
539 | #define DBRI_TD_CNT(v) ((v) << 16) /* Number of valid bytes in the buffer */ | |
540 | #define DBRI_TD_B (1 << 15) /* Final interrupt */ | |
541 | #define DBRI_TD_M (1 << 14) /* Marker interrupt */ | |
542 | #define DBRI_TD_I (1 << 13) /* Transmit Idle Characters */ | |
543 | #define DBRI_TD_FCNT(v) (v) /* Flag Count */ | |
544 | #define DBRI_TD_UNR (1 << 3) /* Underrun: transmitter is out of data */ | |
545 | #define DBRI_TD_ABT (1 << 2) /* Abort: frame aborted */ | |
546 | #define DBRI_TD_TBC (1 << 0) /* Transmit buffer Complete */ | |
547 | #define DBRI_TD_STATUS(v) ((v) & 0xff) /* Transmit status */ | |
548 | /* Maximum buffer size per TD: almost 8KB */ | |
1be54c82 | 549 | #define DBRI_TD_MAXCNT ((1 << 13) - 4) |
1bd9debf TI |
550 | |
551 | /* Receive descriptor defines */ | |
098ccbc5 KH |
552 | #define DBRI_RD_F (1 << 31) /* End of Frame */ |
553 | #define DBRI_RD_C (1 << 30) /* Completed buffer */ | |
554 | #define DBRI_RD_B (1 << 15) /* Final interrupt */ | |
555 | #define DBRI_RD_M (1 << 14) /* Marker interrupt */ | |
556 | #define DBRI_RD_BCNT(v) (v) /* Buffer size */ | |
557 | #define DBRI_RD_CRC (1 << 7) /* 0: CRC is correct */ | |
558 | #define DBRI_RD_BBC (1 << 6) /* 1: Bad Byte received */ | |
559 | #define DBRI_RD_ABT (1 << 5) /* Abort: frame aborted */ | |
560 | #define DBRI_RD_OVRN (1 << 3) /* Overrun: data lost */ | |
561 | #define DBRI_RD_STATUS(v) ((v) & 0xff) /* Receive status */ | |
562 | #define DBRI_RD_CNT(v) (((v) >> 16) & 0x1fff) /* Valid bytes in the buffer */ | |
1bd9debf TI |
563 | |
564 | /* stream_info[] access */ | |
565 | /* Translate the ALSA direction into the array index */ | |
566 | #define DBRI_STREAMNO(substream) \ | |
098ccbc5 | 567 | (substream->stream == \ |
cf68d212 | 568 | SNDRV_PCM_STREAM_PLAYBACK ? DBRI_PLAY: DBRI_REC) |
1bd9debf TI |
569 | |
570 | /* Return a pointer to dbri_streaminfo */ | |
098ccbc5 KH |
571 | #define DBRI_STREAM(dbri, substream) \ |
572 | &dbri->stream_info[DBRI_STREAMNO(substream)] | |
1bd9debf | 573 | |
1bd9debf TI |
574 | /* |
575 | * Short data pipes transmit LSB first. The CS4215 receives MSB first. Grrr. | |
576 | * So we have to reverse the bits. Note: not all bit lengths are supported | |
577 | */ | |
578 | static __u32 reverse_bytes(__u32 b, int len) | |
579 | { | |
580 | switch (len) { | |
581 | case 32: | |
582 | b = ((b & 0xffff0000) >> 16) | ((b & 0x0000ffff) << 16); | |
83554cb9 | 583 | /* fall through */ |
1bd9debf TI |
584 | case 16: |
585 | b = ((b & 0xff00ff00) >> 8) | ((b & 0x00ff00ff) << 8); | |
83554cb9 | 586 | /* fall through */ |
1bd9debf TI |
587 | case 8: |
588 | b = ((b & 0xf0f0f0f0) >> 4) | ((b & 0x0f0f0f0f) << 4); | |
83554cb9 | 589 | /* fall through */ |
1bd9debf TI |
590 | case 4: |
591 | b = ((b & 0xcccccccc) >> 2) | ((b & 0x33333333) << 2); | |
83554cb9 | 592 | /* fall through */ |
1bd9debf TI |
593 | case 2: |
594 | b = ((b & 0xaaaaaaaa) >> 1) | ((b & 0x55555555) << 1); | |
595 | case 1: | |
596 | case 0: | |
597 | break; | |
598 | default: | |
599 | printk(KERN_ERR "DBRI reverse_bytes: unsupported length\n"); | |
395d9dd5 | 600 | } |
1bd9debf TI |
601 | |
602 | return b; | |
603 | } | |
604 | ||
605 | /* | |
606 | **************************************************************************** | |
607 | ************** DBRI initialization and command synchronization ************* | |
608 | **************************************************************************** | |
609 | ||
610 | Commands are sent to the DBRI by building a list of them in memory, | |
611 | then writing the address of the first list item to DBRI register 8. | |
4338829e MH |
612 | The list is terminated with a WAIT command, which generates a |
613 | CPU interrupt to signal completion. | |
1bd9debf TI |
614 | |
615 | Since the DBRI can run in parallel with the CPU, several means of | |
cf68d212 KH |
616 | synchronization present themselves. The method implemented here uses |
617 | the dbri_cmdwait() to wait for execution of batch of sent commands. | |
1bd9debf | 618 | |
098ccbc5 | 619 | A circular command buffer is used here. A new command is being added |
aaad3653 | 620 | while another can be executed. The scheme works by adding two WAIT commands |
1be54c82 KH |
621 | after each sent batch of commands. When the next batch is prepared it is |
622 | added after the WAIT commands then the WAITs are replaced with single JUMP | |
098ccbc5 KH |
623 | command to the new batch. The the DBRI is forced to reread the last WAIT |
624 | command (replaced by the JUMP by then). If the DBRI is still executing | |
1be54c82 | 625 | previous commands the request to reread the WAIT command is ignored. |
1bd9debf | 626 | |
1bd9debf | 627 | Every time a routine wants to write commands to the DBRI, it must |
098ccbc5 KH |
628 | first call dbri_cmdlock() and get pointer to a free space in |
629 | dbri->dma->cmd buffer. After this, the commands can be written to | |
630 | the buffer, and dbri_cmdsend() is called with the final pointer value | |
1be54c82 | 631 | to send them to the DBRI. |
1bd9debf TI |
632 | |
633 | */ | |
634 | ||
aaad3653 | 635 | #define MAXLOOPS 20 |
1be54c82 KH |
636 | /* |
637 | * Wait for the current command string to execute | |
638 | */ | |
639 | static void dbri_cmdwait(struct snd_dbri *dbri) | |
1bd9debf | 640 | { |
4338829e | 641 | int maxloops = MAXLOOPS; |
ea543f1e | 642 | unsigned long flags; |
4338829e | 643 | |
4338829e | 644 | /* Delay if previous commands are still being processed */ |
ea543f1e KH |
645 | spin_lock_irqsave(&dbri->lock, flags); |
646 | while ((--maxloops) > 0 && (sbus_readl(dbri->regs + REG0) & D_P)) { | |
647 | spin_unlock_irqrestore(&dbri->lock, flags); | |
4338829e | 648 | msleep_interruptible(1); |
ea543f1e KH |
649 | spin_lock_irqsave(&dbri->lock, flags); |
650 | } | |
651 | spin_unlock_irqrestore(&dbri->lock, flags); | |
1be54c82 | 652 | |
cf68d212 | 653 | if (maxloops == 0) |
1be54c82 | 654 | printk(KERN_ERR "DBRI: Chip never completed command buffer\n"); |
cf68d212 | 655 | else |
4338829e MH |
656 | dprintk(D_CMD, "Chip completed command buffer (%d)\n", |
657 | MAXLOOPS - maxloops - 1); | |
1be54c82 KH |
658 | } |
659 | /* | |
cf68d212 | 660 | * Lock the command queue and return pointer to space for len cmd words |
1be54c82 KH |
661 | * It locks the cmdlock spinlock. |
662 | */ | |
098ccbc5 | 663 | static s32 *dbri_cmdlock(struct snd_dbri *dbri, int len) |
1be54c82 | 664 | { |
16f46050 TD |
665 | u32 dvma_addr = (u32)dbri->dma_dvma; |
666 | ||
1be54c82 KH |
667 | /* Space for 2 WAIT cmds (replaced later by 1 JUMP cmd) */ |
668 | len += 2; | |
669 | spin_lock(&dbri->cmdlock); | |
670 | if (dbri->cmdptr - dbri->dma->cmd + len < DBRI_NO_CMDS - 2) | |
671 | return dbri->cmdptr + 2; | |
16f46050 | 672 | else if (len < sbus_readl(dbri->regs + REG8) - dvma_addr) |
1be54c82 KH |
673 | return dbri->dma->cmd; |
674 | else | |
675 | printk(KERN_ERR "DBRI: no space for commands."); | |
4338829e | 676 | |
ae97dd9a | 677 | return NULL; |
1bd9debf TI |
678 | } |
679 | ||
1be54c82 | 680 | /* |
beb7dd86 | 681 | * Send prepared cmd string. It works by writing a JUMP cmd into |
1be54c82 | 682 | * the last WAIT cmd and force DBRI to reread the cmd. |
ab93c7ae | 683 | * The JUMP cmd points to the new cmd string. |
1be54c82 | 684 | * It also releases the cmdlock spinlock. |
ea543f1e | 685 | * |
ca405870 | 686 | * Lock must be held before calling this. |
1be54c82 | 687 | */ |
098ccbc5 | 688 | static void dbri_cmdsend(struct snd_dbri *dbri, s32 *cmd, int len) |
1bd9debf | 689 | { |
16f46050 | 690 | u32 dvma_addr = (u32)dbri->dma_dvma; |
1be54c82 KH |
691 | s32 tmp, addr; |
692 | static int wait_id = 0; | |
1bd9debf | 693 | |
1be54c82 KH |
694 | wait_id++; |
695 | wait_id &= 0xffff; /* restrict it to a 16 bit counter. */ | |
696 | *(cmd) = DBRI_CMD(D_WAIT, 1, wait_id); | |
697 | *(cmd+1) = DBRI_CMD(D_WAIT, 1, wait_id); | |
1bd9debf | 698 | |
1be54c82 | 699 | /* Replace the last command with JUMP */ |
16f46050 | 700 | addr = dvma_addr + (cmd - len - dbri->dma->cmd) * sizeof(s32); |
1be54c82 KH |
701 | *(dbri->cmdptr+1) = addr; |
702 | *(dbri->cmdptr) = DBRI_CMD(D_JUMP, 0, 0); | |
1bd9debf | 703 | |
1be54c82 | 704 | #ifdef DBRI_DEBUG |
ab93c7ae KH |
705 | if (cmd > dbri->cmdptr) { |
706 | s32 *ptr; | |
707 | ||
aaad3653 | 708 | for (ptr = dbri->cmdptr; ptr < cmd+2; ptr++) |
098ccbc5 KH |
709 | dprintk(D_CMD, "cmd: %lx:%08x\n", |
710 | (unsigned long)ptr, *ptr); | |
ab93c7ae KH |
711 | } else { |
712 | s32 *ptr = dbri->cmdptr; | |
713 | ||
1be54c82 | 714 | dprintk(D_CMD, "cmd: %lx:%08x\n", (unsigned long)ptr, *ptr); |
ab93c7ae | 715 | ptr++; |
1be54c82 | 716 | dprintk(D_CMD, "cmd: %lx:%08x\n", (unsigned long)ptr, *ptr); |
098ccbc5 KH |
717 | for (ptr = dbri->dma->cmd; ptr < cmd+2; ptr++) |
718 | dprintk(D_CMD, "cmd: %lx:%08x\n", | |
719 | (unsigned long)ptr, *ptr); | |
1be54c82 KH |
720 | } |
721 | #endif | |
4338829e | 722 | |
1be54c82 KH |
723 | /* Reread the last command */ |
724 | tmp = sbus_readl(dbri->regs + REG0); | |
725 | tmp |= D_P; | |
726 | sbus_writel(tmp, dbri->regs + REG0); | |
1bd9debf | 727 | |
1be54c82 KH |
728 | dbri->cmdptr = cmd; |
729 | spin_unlock(&dbri->cmdlock); | |
1bd9debf TI |
730 | } |
731 | ||
732 | /* Lock must be held when calling this */ | |
098ccbc5 | 733 | static void dbri_reset(struct snd_dbri *dbri) |
1bd9debf TI |
734 | { |
735 | int i; | |
d1fdf07e | 736 | u32 tmp; |
1bd9debf TI |
737 | |
738 | dprintk(D_GEN, "reset 0:%x 2:%x 8:%x 9:%x\n", | |
739 | sbus_readl(dbri->regs + REG0), | |
740 | sbus_readl(dbri->regs + REG2), | |
741 | sbus_readl(dbri->regs + REG8), sbus_readl(dbri->regs + REG9)); | |
742 | ||
743 | sbus_writel(D_R, dbri->regs + REG0); /* Soft Reset */ | |
744 | for (i = 0; (sbus_readl(dbri->regs + REG0) & D_R) && i < 64; i++) | |
745 | udelay(10); | |
d1fdf07e KH |
746 | |
747 | /* A brute approach - DBRI falls back to working burst size by itself | |
748 | * On SS20 D_S does not work, so do not try so high. */ | |
749 | tmp = sbus_readl(dbri->regs + REG0); | |
750 | tmp |= D_G | D_E; | |
751 | tmp &= ~D_S; | |
752 | sbus_writel(tmp, dbri->regs + REG0); | |
1bd9debf TI |
753 | } |
754 | ||
755 | /* Lock must not be held before calling this */ | |
32e02a7b | 756 | static void dbri_initialize(struct snd_dbri *dbri) |
1bd9debf | 757 | { |
16f46050 | 758 | u32 dvma_addr = (u32)dbri->dma_dvma; |
1be54c82 | 759 | s32 *cmd; |
d1fdf07e | 760 | u32 dma_addr; |
1bd9debf TI |
761 | unsigned long flags; |
762 | int n; | |
763 | ||
764 | spin_lock_irqsave(&dbri->lock, flags); | |
765 | ||
766 | dbri_reset(dbri); | |
767 | ||
1bd9debf TI |
768 | /* Initialize pipes */ |
769 | for (n = 0; n < DBRI_NO_PIPES; n++) | |
770 | dbri->pipes[n].desc = dbri->pipes[n].first_desc = -1; | |
771 | ||
1be54c82 | 772 | spin_lock_init(&dbri->cmdlock); |
1bd9debf | 773 | /* |
098ccbc5 | 774 | * Initialize the interrupt ring buffer. |
1bd9debf | 775 | */ |
16f46050 | 776 | dma_addr = dvma_addr + dbri_dma_off(intr, 0); |
6fb98280 KH |
777 | dbri->dma->intr[0] = dma_addr; |
778 | dbri->dbri_irqp = 1; | |
779 | /* | |
780 | * Set up the interrupt queue | |
781 | */ | |
1be54c82 KH |
782 | spin_lock(&dbri->cmdlock); |
783 | cmd = dbri->cmdptr = dbri->dma->cmd; | |
1bd9debf TI |
784 | *(cmd++) = DBRI_CMD(D_IIQ, 0, 0); |
785 | *(cmd++) = dma_addr; | |
1be54c82 KH |
786 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
787 | dbri->cmdptr = cmd; | |
788 | *(cmd++) = DBRI_CMD(D_WAIT, 1, 0); | |
789 | *(cmd++) = DBRI_CMD(D_WAIT, 1, 0); | |
16f46050 | 790 | dma_addr = dvma_addr + dbri_dma_off(cmd, 0); |
1be54c82 KH |
791 | sbus_writel(dma_addr, dbri->regs + REG8); |
792 | spin_unlock(&dbri->cmdlock); | |
1bd9debf | 793 | |
1bd9debf | 794 | spin_unlock_irqrestore(&dbri->lock, flags); |
ea543f1e | 795 | dbri_cmdwait(dbri); |
1bd9debf TI |
796 | } |
797 | ||
798 | /* | |
799 | **************************************************************************** | |
800 | ************************** DBRI data pipe management *********************** | |
801 | **************************************************************************** | |
802 | ||
803 | While DBRI control functions use the command and interrupt buffers, the | |
804 | main data path takes the form of data pipes, which can be short (command | |
805 | and interrupt driven), or long (attached to DMA buffers). These functions | |
806 | provide a rudimentary means of setting up and managing the DBRI's pipes, | |
807 | but the calling functions have to make sure they respect the pipes' linked | |
808 | list ordering, among other things. The transmit and receive functions | |
809 | here interface closely with the transmit and receive interrupt code. | |
810 | ||
811 | */ | |
cf68d212 | 812 | static inline int pipe_active(struct snd_dbri *dbri, int pipe) |
1bd9debf TI |
813 | { |
814 | return ((pipe >= 0) && (dbri->pipes[pipe].desc != -1)); | |
815 | } | |
816 | ||
817 | /* reset_pipe(dbri, pipe) | |
818 | * | |
819 | * Called on an in-use pipe to clear anything being transmitted or received | |
820 | * Lock must be held before calling this. | |
821 | */ | |
098ccbc5 | 822 | static void reset_pipe(struct snd_dbri *dbri, int pipe) |
1bd9debf TI |
823 | { |
824 | int sdp; | |
825 | int desc; | |
1be54c82 | 826 | s32 *cmd; |
1bd9debf | 827 | |
470f1f1a | 828 | if (pipe < 0 || pipe > DBRI_MAX_PIPE) { |
098ccbc5 KH |
829 | printk(KERN_ERR "DBRI: reset_pipe called with " |
830 | "illegal pipe number\n"); | |
1bd9debf TI |
831 | return; |
832 | } | |
833 | ||
834 | sdp = dbri->pipes[pipe].sdp; | |
835 | if (sdp == 0) { | |
098ccbc5 KH |
836 | printk(KERN_ERR "DBRI: reset_pipe called " |
837 | "on uninitialized pipe\n"); | |
1bd9debf TI |
838 | return; |
839 | } | |
840 | ||
1be54c82 | 841 | cmd = dbri_cmdlock(dbri, 3); |
1bd9debf TI |
842 | *(cmd++) = DBRI_CMD(D_SDP, 0, sdp | D_SDP_C | D_SDP_P); |
843 | *(cmd++) = 0; | |
1be54c82 KH |
844 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
845 | dbri_cmdsend(dbri, cmd, 3); | |
1bd9debf TI |
846 | |
847 | desc = dbri->pipes[pipe].first_desc; | |
098ccbc5 | 848 | if (desc >= 0) |
1be54c82 | 849 | do { |
098ccbc5 KH |
850 | dbri->dma->desc[desc].ba = 0; |
851 | dbri->dma->desc[desc].nda = 0; | |
1be54c82 KH |
852 | desc = dbri->next_desc[desc]; |
853 | } while (desc != -1 && desc != dbri->pipes[pipe].first_desc); | |
1bd9debf TI |
854 | |
855 | dbri->pipes[pipe].desc = -1; | |
856 | dbri->pipes[pipe].first_desc = -1; | |
857 | } | |
858 | ||
ea543f1e KH |
859 | /* |
860 | * Lock must be held before calling this. | |
861 | */ | |
098ccbc5 | 862 | static void setup_pipe(struct snd_dbri *dbri, int pipe, int sdp) |
1bd9debf | 863 | { |
470f1f1a | 864 | if (pipe < 0 || pipe > DBRI_MAX_PIPE) { |
098ccbc5 KH |
865 | printk(KERN_ERR "DBRI: setup_pipe called " |
866 | "with illegal pipe number\n"); | |
1bd9debf TI |
867 | return; |
868 | } | |
869 | ||
870 | if ((sdp & 0xf800) != sdp) { | |
098ccbc5 KH |
871 | printk(KERN_ERR "DBRI: setup_pipe called " |
872 | "with strange SDP value\n"); | |
1bd9debf TI |
873 | /* sdp &= 0xf800; */ |
874 | } | |
875 | ||
876 | /* If this is a fixed receive pipe, arrange for an interrupt | |
877 | * every time its data changes | |
878 | */ | |
879 | if (D_SDP_MODE(sdp) == D_SDP_FIXED && !(sdp & D_SDP_TO_SER)) | |
880 | sdp |= D_SDP_CHANGE; | |
881 | ||
882 | sdp |= D_PIPE(pipe); | |
883 | dbri->pipes[pipe].sdp = sdp; | |
884 | dbri->pipes[pipe].desc = -1; | |
885 | dbri->pipes[pipe].first_desc = -1; | |
1bd9debf TI |
886 | |
887 | reset_pipe(dbri, pipe); | |
888 | } | |
889 | ||
ea543f1e KH |
890 | /* |
891 | * Lock must be held before calling this. | |
892 | */ | |
098ccbc5 | 893 | static void link_time_slot(struct snd_dbri *dbri, int pipe, |
294a30dc | 894 | int prevpipe, int nextpipe, |
1bd9debf TI |
895 | int length, int cycle) |
896 | { | |
1be54c82 | 897 | s32 *cmd; |
1bd9debf | 898 | int val; |
1bd9debf | 899 | |
098ccbc5 | 900 | if (pipe < 0 || pipe > DBRI_MAX_PIPE |
294a30dc KH |
901 | || prevpipe < 0 || prevpipe > DBRI_MAX_PIPE |
902 | || nextpipe < 0 || nextpipe > DBRI_MAX_PIPE) { | |
098ccbc5 | 903 | printk(KERN_ERR |
4338829e | 904 | "DBRI: link_time_slot called with illegal pipe number\n"); |
1bd9debf TI |
905 | return; |
906 | } | |
907 | ||
098ccbc5 | 908 | if (dbri->pipes[pipe].sdp == 0 |
294a30dc KH |
909 | || dbri->pipes[prevpipe].sdp == 0 |
910 | || dbri->pipes[nextpipe].sdp == 0) { | |
098ccbc5 KH |
911 | printk(KERN_ERR "DBRI: link_time_slot called " |
912 | "on uninitialized pipe\n"); | |
1bd9debf TI |
913 | return; |
914 | } | |
915 | ||
294a30dc | 916 | dbri->pipes[prevpipe].nextpipe = pipe; |
1bd9debf | 917 | dbri->pipes[pipe].nextpipe = nextpipe; |
1bd9debf TI |
918 | dbri->pipes[pipe].length = length; |
919 | ||
1be54c82 | 920 | cmd = dbri_cmdlock(dbri, 4); |
1bd9debf | 921 | |
294a30dc KH |
922 | if (dbri->pipes[pipe].sdp & D_SDP_TO_SER) { |
923 | /* Deal with CHI special case: | |
924 | * "If transmission on edges 0 or 1 is desired, then cycle n | |
925 | * (where n = # of bit times per frame...) must be used." | |
926 | * - DBRI data sheet, page 11 | |
927 | */ | |
928 | if (prevpipe == 16 && cycle == 0) | |
929 | cycle = dbri->chi_bpf; | |
930 | ||
931 | val = D_DTS_VO | D_DTS_INS | D_DTS_PRVOUT(prevpipe) | pipe; | |
1bd9debf | 932 | *(cmd++) = DBRI_CMD(D_DTS, 0, val); |
294a30dc | 933 | *(cmd++) = 0; |
1bd9debf TI |
934 | *(cmd++) = |
935 | D_TS_LEN(length) | D_TS_CYCLE(cycle) | D_TS_NEXT(nextpipe); | |
1bd9debf | 936 | } else { |
294a30dc | 937 | val = D_DTS_VI | D_DTS_INS | D_DTS_PRVIN(prevpipe) | pipe; |
1bd9debf | 938 | *(cmd++) = DBRI_CMD(D_DTS, 0, val); |
1bd9debf TI |
939 | *(cmd++) = |
940 | D_TS_LEN(length) | D_TS_CYCLE(cycle) | D_TS_NEXT(nextpipe); | |
294a30dc | 941 | *(cmd++) = 0; |
1bd9debf | 942 | } |
1be54c82 | 943 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
1bd9debf | 944 | |
1be54c82 | 945 | dbri_cmdsend(dbri, cmd, 4); |
1bd9debf TI |
946 | } |
947 | ||
ea543f1e KH |
948 | #if 0 |
949 | /* | |
950 | * Lock must be held before calling this. | |
951 | */ | |
098ccbc5 | 952 | static void unlink_time_slot(struct snd_dbri *dbri, int pipe, |
1bd9debf TI |
953 | enum in_or_out direction, int prevpipe, |
954 | int nextpipe) | |
955 | { | |
1be54c82 | 956 | s32 *cmd; |
1bd9debf TI |
957 | int val; |
958 | ||
098ccbc5 | 959 | if (pipe < 0 || pipe > DBRI_MAX_PIPE |
1be54c82 KH |
960 | || prevpipe < 0 || prevpipe > DBRI_MAX_PIPE |
961 | || nextpipe < 0 || nextpipe > DBRI_MAX_PIPE) { | |
098ccbc5 | 962 | printk(KERN_ERR |
4338829e | 963 | "DBRI: unlink_time_slot called with illegal pipe number\n"); |
1bd9debf TI |
964 | return; |
965 | } | |
966 | ||
1be54c82 | 967 | cmd = dbri_cmdlock(dbri, 4); |
1bd9debf TI |
968 | |
969 | if (direction == PIPEinput) { | |
970 | val = D_DTS_VI | D_DTS_DEL | D_DTS_PRVIN(prevpipe) | pipe; | |
971 | *(cmd++) = DBRI_CMD(D_DTS, 0, val); | |
972 | *(cmd++) = D_TS_NEXT(nextpipe); | |
973 | *(cmd++) = 0; | |
974 | } else { | |
975 | val = D_DTS_VO | D_DTS_DEL | D_DTS_PRVOUT(prevpipe) | pipe; | |
976 | *(cmd++) = DBRI_CMD(D_DTS, 0, val); | |
977 | *(cmd++) = 0; | |
978 | *(cmd++) = D_TS_NEXT(nextpipe); | |
979 | } | |
1be54c82 | 980 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
1bd9debf | 981 | |
1be54c82 | 982 | dbri_cmdsend(dbri, cmd, 4); |
1bd9debf | 983 | } |
ea543f1e | 984 | #endif |
1bd9debf TI |
985 | |
986 | /* xmit_fixed() / recv_fixed() | |
987 | * | |
988 | * Transmit/receive data on a "fixed" pipe - i.e, one whose contents are not | |
989 | * expected to change much, and which we don't need to buffer. | |
990 | * The DBRI only interrupts us when the data changes (receive pipes), | |
991 | * or only changes the data when this function is called (transmit pipes). | |
992 | * Only short pipes (numbers 16-31) can be used in fixed data mode. | |
993 | * | |
994 | * These function operate on a 32-bit field, no matter how large | |
995 | * the actual time slot is. The interrupt handler takes care of bit | |
996 | * ordering and alignment. An 8-bit time slot will always end up | |
997 | * in the low-order 8 bits, filled either MSB-first or LSB-first, | |
ea543f1e KH |
998 | * depending on the settings passed to setup_pipe(). |
999 | * | |
1000 | * Lock must not be held before calling it. | |
1bd9debf | 1001 | */ |
098ccbc5 | 1002 | static void xmit_fixed(struct snd_dbri *dbri, int pipe, unsigned int data) |
1bd9debf | 1003 | { |
1be54c82 | 1004 | s32 *cmd; |
ea543f1e | 1005 | unsigned long flags; |
1bd9debf | 1006 | |
470f1f1a | 1007 | if (pipe < 16 || pipe > DBRI_MAX_PIPE) { |
4338829e | 1008 | printk(KERN_ERR "DBRI: xmit_fixed: Illegal pipe number\n"); |
1bd9debf TI |
1009 | return; |
1010 | } | |
1011 | ||
1012 | if (D_SDP_MODE(dbri->pipes[pipe].sdp) == 0) { | |
098ccbc5 KH |
1013 | printk(KERN_ERR "DBRI: xmit_fixed: " |
1014 | "Uninitialized pipe %d\n", pipe); | |
1bd9debf TI |
1015 | return; |
1016 | } | |
1017 | ||
1018 | if (D_SDP_MODE(dbri->pipes[pipe].sdp) != D_SDP_FIXED) { | |
4338829e | 1019 | printk(KERN_ERR "DBRI: xmit_fixed: Non-fixed pipe %d\n", pipe); |
1bd9debf TI |
1020 | return; |
1021 | } | |
1022 | ||
1023 | if (!(dbri->pipes[pipe].sdp & D_SDP_TO_SER)) { | |
098ccbc5 KH |
1024 | printk(KERN_ERR "DBRI: xmit_fixed: Called on receive pipe %d\n", |
1025 | pipe); | |
1bd9debf TI |
1026 | return; |
1027 | } | |
1028 | ||
1029 | /* DBRI short pipes always transmit LSB first */ | |
1030 | ||
1031 | if (dbri->pipes[pipe].sdp & D_SDP_MSB) | |
1032 | data = reverse_bytes(data, dbri->pipes[pipe].length); | |
1033 | ||
1be54c82 | 1034 | cmd = dbri_cmdlock(dbri, 3); |
1bd9debf TI |
1035 | |
1036 | *(cmd++) = DBRI_CMD(D_SSP, 0, pipe); | |
1037 | *(cmd++) = data; | |
1be54c82 | 1038 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
1bd9debf | 1039 | |
ea543f1e | 1040 | spin_lock_irqsave(&dbri->lock, flags); |
1be54c82 | 1041 | dbri_cmdsend(dbri, cmd, 3); |
ea543f1e | 1042 | spin_unlock_irqrestore(&dbri->lock, flags); |
1be54c82 | 1043 | dbri_cmdwait(dbri); |
ea543f1e | 1044 | |
1bd9debf TI |
1045 | } |
1046 | ||
098ccbc5 | 1047 | static void recv_fixed(struct snd_dbri *dbri, int pipe, volatile __u32 *ptr) |
1bd9debf | 1048 | { |
470f1f1a | 1049 | if (pipe < 16 || pipe > DBRI_MAX_PIPE) { |
098ccbc5 KH |
1050 | printk(KERN_ERR "DBRI: recv_fixed called with " |
1051 | "illegal pipe number\n"); | |
1bd9debf TI |
1052 | return; |
1053 | } | |
1054 | ||
1055 | if (D_SDP_MODE(dbri->pipes[pipe].sdp) != D_SDP_FIXED) { | |
098ccbc5 KH |
1056 | printk(KERN_ERR "DBRI: recv_fixed called on " |
1057 | "non-fixed pipe %d\n", pipe); | |
1bd9debf TI |
1058 | return; |
1059 | } | |
1060 | ||
1061 | if (dbri->pipes[pipe].sdp & D_SDP_TO_SER) { | |
098ccbc5 KH |
1062 | printk(KERN_ERR "DBRI: recv_fixed called on " |
1063 | "transmit pipe %d\n", pipe); | |
1bd9debf TI |
1064 | return; |
1065 | } | |
1066 | ||
1067 | dbri->pipes[pipe].recv_fixed_ptr = ptr; | |
1068 | } | |
1069 | ||
1070 | /* setup_descs() | |
1071 | * | |
1072 | * Setup transmit/receive data on a "long" pipe - i.e, one associated | |
1073 | * with a DMA buffer. | |
1074 | * | |
1075 | * Only pipe numbers 0-15 can be used in this mode. | |
1076 | * | |
1077 | * This function takes a stream number pointing to a data buffer, | |
1078 | * and work by building chains of descriptors which identify the | |
1079 | * data buffers. Buffers too large for a single descriptor will | |
1080 | * be spread across multiple descriptors. | |
1be54c82 KH |
1081 | * |
1082 | * All descriptors create a ring buffer. | |
ea543f1e KH |
1083 | * |
1084 | * Lock must be held before calling this. | |
1bd9debf | 1085 | */ |
098ccbc5 | 1086 | static int setup_descs(struct snd_dbri *dbri, int streamno, unsigned int period) |
1bd9debf | 1087 | { |
475675d6 | 1088 | struct dbri_streaminfo *info = &dbri->stream_info[streamno]; |
16f46050 | 1089 | u32 dvma_addr = (u32)dbri->dma_dvma; |
1bd9debf | 1090 | __u32 dvma_buffer; |
99dabfe7 | 1091 | int desc; |
1bd9debf TI |
1092 | int len; |
1093 | int first_desc = -1; | |
1094 | int last_desc = -1; | |
1095 | ||
1096 | if (info->pipe < 0 || info->pipe > 15) { | |
4338829e | 1097 | printk(KERN_ERR "DBRI: setup_descs: Illegal pipe number\n"); |
1bd9debf TI |
1098 | return -2; |
1099 | } | |
1100 | ||
1101 | if (dbri->pipes[info->pipe].sdp == 0) { | |
4338829e | 1102 | printk(KERN_ERR "DBRI: setup_descs: Uninitialized pipe %d\n", |
1bd9debf TI |
1103 | info->pipe); |
1104 | return -2; | |
1105 | } | |
1106 | ||
1107 | dvma_buffer = info->dvma_buffer; | |
1108 | len = info->size; | |
1109 | ||
1110 | if (streamno == DBRI_PLAY) { | |
1111 | if (!(dbri->pipes[info->pipe].sdp & D_SDP_TO_SER)) { | |
098ccbc5 KH |
1112 | printk(KERN_ERR "DBRI: setup_descs: " |
1113 | "Called on receive pipe %d\n", info->pipe); | |
1bd9debf TI |
1114 | return -2; |
1115 | } | |
1116 | } else { | |
1117 | if (dbri->pipes[info->pipe].sdp & D_SDP_TO_SER) { | |
098ccbc5 | 1118 | printk(KERN_ERR |
4338829e | 1119 | "DBRI: setup_descs: Called on transmit pipe %d\n", |
1bd9debf TI |
1120 | info->pipe); |
1121 | return -2; | |
1122 | } | |
098ccbc5 KH |
1123 | /* Should be able to queue multiple buffers |
1124 | * to receive on a pipe | |
1125 | */ | |
1bd9debf | 1126 | if (pipe_active(dbri, info->pipe)) { |
098ccbc5 KH |
1127 | printk(KERN_ERR "DBRI: recv_on_pipe: " |
1128 | "Called on active pipe %d\n", info->pipe); | |
1bd9debf TI |
1129 | return -2; |
1130 | } | |
1131 | ||
1132 | /* Make sure buffer size is multiple of four */ | |
1133 | len &= ~3; | |
1134 | } | |
1135 | ||
99dabfe7 KH |
1136 | /* Free descriptors if pipe has any */ |
1137 | desc = dbri->pipes[info->pipe].first_desc; | |
098ccbc5 | 1138 | if (desc >= 0) |
99dabfe7 | 1139 | do { |
098ccbc5 KH |
1140 | dbri->dma->desc[desc].ba = 0; |
1141 | dbri->dma->desc[desc].nda = 0; | |
99dabfe7 | 1142 | desc = dbri->next_desc[desc]; |
098ccbc5 KH |
1143 | } while (desc != -1 && |
1144 | desc != dbri->pipes[info->pipe].first_desc); | |
99dabfe7 KH |
1145 | |
1146 | dbri->pipes[info->pipe].desc = -1; | |
1147 | dbri->pipes[info->pipe].first_desc = -1; | |
1148 | ||
1149 | desc = 0; | |
1bd9debf TI |
1150 | while (len > 0) { |
1151 | int mylen; | |
1152 | ||
1153 | for (; desc < DBRI_NO_DESCS; desc++) { | |
c2735446 | 1154 | if (!dbri->dma->desc[desc].ba) |
1bd9debf TI |
1155 | break; |
1156 | } | |
cf68d212 | 1157 | |
1bd9debf | 1158 | if (desc == DBRI_NO_DESCS) { |
4338829e | 1159 | printk(KERN_ERR "DBRI: setup_descs: No descriptors\n"); |
1bd9debf TI |
1160 | return -1; |
1161 | } | |
1162 | ||
1be54c82 KH |
1163 | if (len > DBRI_TD_MAXCNT) |
1164 | mylen = DBRI_TD_MAXCNT; /* 8KB - 4 */ | |
1165 | else | |
1bd9debf | 1166 | mylen = len; |
1be54c82 KH |
1167 | |
1168 | if (mylen > period) | |
1bd9debf | 1169 | mylen = period; |
1bd9debf | 1170 | |
c2735446 | 1171 | dbri->next_desc[desc] = -1; |
1bd9debf TI |
1172 | dbri->dma->desc[desc].ba = dvma_buffer; |
1173 | dbri->dma->desc[desc].nda = 0; | |
1174 | ||
1175 | if (streamno == DBRI_PLAY) { | |
1bd9debf TI |
1176 | dbri->dma->desc[desc].word1 = DBRI_TD_CNT(mylen); |
1177 | dbri->dma->desc[desc].word4 = 0; | |
098ccbc5 | 1178 | dbri->dma->desc[desc].word1 |= DBRI_TD_F | DBRI_TD_B; |
1bd9debf | 1179 | } else { |
1bd9debf TI |
1180 | dbri->dma->desc[desc].word1 = 0; |
1181 | dbri->dma->desc[desc].word4 = | |
1182 | DBRI_RD_B | DBRI_RD_BCNT(mylen); | |
1183 | } | |
1184 | ||
1be54c82 | 1185 | if (first_desc == -1) |
1bd9debf | 1186 | first_desc = desc; |
1be54c82 | 1187 | else { |
c2735446 | 1188 | dbri->next_desc[last_desc] = desc; |
1bd9debf | 1189 | dbri->dma->desc[last_desc].nda = |
16f46050 | 1190 | dvma_addr + dbri_dma_off(desc, desc); |
1bd9debf TI |
1191 | } |
1192 | ||
1193 | last_desc = desc; | |
1194 | dvma_buffer += mylen; | |
1195 | len -= mylen; | |
1196 | } | |
1197 | ||
1198 | if (first_desc == -1 || last_desc == -1) { | |
098ccbc5 KH |
1199 | printk(KERN_ERR "DBRI: setup_descs: " |
1200 | " Not enough descriptors available\n"); | |
1bd9debf TI |
1201 | return -1; |
1202 | } | |
1203 | ||
aaad3653 | 1204 | dbri->dma->desc[last_desc].nda = |
16f46050 | 1205 | dvma_addr + dbri_dma_off(desc, first_desc); |
aaad3653 | 1206 | dbri->next_desc[last_desc] = first_desc; |
1bd9debf TI |
1207 | dbri->pipes[info->pipe].first_desc = first_desc; |
1208 | dbri->pipes[info->pipe].desc = first_desc; | |
1209 | ||
1be54c82 | 1210 | #ifdef DBRI_DEBUG |
098ccbc5 | 1211 | for (desc = first_desc; desc != -1;) { |
1bd9debf TI |
1212 | dprintk(D_DESC, "DESC %d: %08x %08x %08x %08x\n", |
1213 | desc, | |
1214 | dbri->dma->desc[desc].word1, | |
1215 | dbri->dma->desc[desc].ba, | |
1216 | dbri->dma->desc[desc].nda, dbri->dma->desc[desc].word4); | |
1be54c82 | 1217 | desc = dbri->next_desc[desc]; |
098ccbc5 | 1218 | if (desc == first_desc) |
1be54c82 | 1219 | break; |
1bd9debf | 1220 | } |
1be54c82 | 1221 | #endif |
1bd9debf TI |
1222 | return 0; |
1223 | } | |
1224 | ||
1225 | /* | |
1226 | **************************************************************************** | |
1227 | ************************** DBRI - CHI interface **************************** | |
1228 | **************************************************************************** | |
1229 | ||
1230 | The CHI is a four-wire (clock, frame sync, data in, data out) time-division | |
1231 | multiplexed serial interface which the DBRI can operate in either master | |
1232 | (give clock/frame sync) or slave (take clock/frame sync) mode. | |
1233 | ||
1234 | */ | |
1235 | ||
1236 | enum master_or_slave { CHImaster, CHIslave }; | |
1237 | ||
ea543f1e KH |
1238 | /* |
1239 | * Lock must not be held before calling it. | |
1240 | */ | |
098ccbc5 KH |
1241 | static void reset_chi(struct snd_dbri *dbri, |
1242 | enum master_or_slave master_or_slave, | |
1bd9debf TI |
1243 | int bits_per_frame) |
1244 | { | |
1be54c82 | 1245 | s32 *cmd; |
1bd9debf | 1246 | int val; |
1bd9debf | 1247 | |
1be54c82 | 1248 | /* Set CHI Anchor: Pipe 16 */ |
1bd9debf | 1249 | |
1be54c82 | 1250 | cmd = dbri_cmdlock(dbri, 4); |
098ccbc5 | 1251 | val = D_DTS_VO | D_DTS_VI | D_DTS_INS |
1be54c82 KH |
1252 | | D_DTS_PRVIN(16) | D_PIPE(16) | D_DTS_PRVOUT(16); |
1253 | *(cmd++) = DBRI_CMD(D_DTS, 0, val); | |
1254 | *(cmd++) = D_TS_ANCHOR | D_TS_NEXT(16); | |
1255 | *(cmd++) = D_TS_ANCHOR | D_TS_NEXT(16); | |
1256 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); | |
1257 | dbri_cmdsend(dbri, cmd, 4); | |
1bd9debf | 1258 | |
1be54c82 KH |
1259 | dbri->pipes[16].sdp = 1; |
1260 | dbri->pipes[16].nextpipe = 16; | |
1bd9debf | 1261 | |
1be54c82 | 1262 | cmd = dbri_cmdlock(dbri, 4); |
1bd9debf TI |
1263 | |
1264 | if (master_or_slave == CHIslave) { | |
1265 | /* Setup DBRI for CHI Slave - receive clock, frame sync (FS) | |
1266 | * | |
1267 | * CHICM = 0 (slave mode, 8 kHz frame rate) | |
1268 | * IR = give immediate CHI status interrupt | |
1269 | * EN = give CHI status interrupt upon change | |
1270 | */ | |
1271 | *(cmd++) = DBRI_CMD(D_CHI, 0, D_CHI_CHICM(0)); | |
1272 | } else { | |
1273 | /* Setup DBRI for CHI Master - generate clock, FS | |
1274 | * | |
098ccbc5 KH |
1275 | * BPF = bits per 8 kHz frame |
1276 | * 12.288 MHz / CHICM_divisor = clock rate | |
1277 | * FD = 1 - drive CHIFS on rising edge of CHICK | |
1bd9debf TI |
1278 | */ |
1279 | int clockrate = bits_per_frame * 8; | |
1280 | int divisor = 12288 / clockrate; | |
1281 | ||
1282 | if (divisor > 255 || divisor * clockrate != 12288) | |
098ccbc5 KH |
1283 | printk(KERN_ERR "DBRI: illegal bits_per_frame " |
1284 | "in setup_chi\n"); | |
1bd9debf TI |
1285 | |
1286 | *(cmd++) = DBRI_CMD(D_CHI, 0, D_CHI_CHICM(divisor) | D_CHI_FD | |
1287 | | D_CHI_BPF(bits_per_frame)); | |
1288 | } | |
1289 | ||
1290 | dbri->chi_bpf = bits_per_frame; | |
1291 | ||
1292 | /* CHI Data Mode | |
1293 | * | |
1294 | * RCE = 0 - receive on falling edge of CHICK | |
1295 | * XCE = 1 - transmit on rising edge of CHICK | |
1296 | * XEN = 1 - enable transmitter | |
1297 | * REN = 1 - enable receiver | |
1298 | */ | |
1299 | ||
1300 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); | |
1301 | *(cmd++) = DBRI_CMD(D_CDM, 0, D_CDM_XCE | D_CDM_XEN | D_CDM_REN); | |
1be54c82 | 1302 | *(cmd++) = DBRI_CMD(D_PAUSE, 0, 0); |
1bd9debf | 1303 | |
1be54c82 | 1304 | dbri_cmdsend(dbri, cmd, 4); |
1bd9debf TI |
1305 | } |
1306 | ||
1307 | /* | |
1308 | **************************************************************************** | |
1309 | *********************** CS4215 audio codec management ********************** | |
1310 | **************************************************************************** | |
1311 | ||
1312 | In the standard SPARC audio configuration, the CS4215 codec is attached | |
1313 | to the DBRI via the CHI interface and few of the DBRI's PIO pins. | |
1314 | ||
ea543f1e KH |
1315 | * Lock must not be held before calling it. |
1316 | ||
1bd9debf | 1317 | */ |
32e02a7b | 1318 | static void cs4215_setup_pipes(struct snd_dbri *dbri) |
1bd9debf | 1319 | { |
ea543f1e KH |
1320 | unsigned long flags; |
1321 | ||
1322 | spin_lock_irqsave(&dbri->lock, flags); | |
1bd9debf TI |
1323 | /* |
1324 | * Data mode: | |
1325 | * Pipe 4: Send timeslots 1-4 (audio data) | |
1326 | * Pipe 20: Send timeslots 5-8 (part of ctrl data) | |
1327 | * Pipe 6: Receive timeslots 1-4 (audio data) | |
1328 | * Pipe 21: Receive timeslots 6-7. We can only receive 20 bits via | |
1329 | * interrupt, and the rest of the data (slot 5 and 8) is | |
1330 | * not relevant for us (only for doublechecking). | |
1331 | * | |
1332 | * Control mode: | |
098ccbc5 | 1333 | * Pipe 17: Send timeslots 1-4 (slots 5-8 are read only) |
1bd9debf | 1334 | * Pipe 18: Receive timeslot 1 (clb). |
098ccbc5 | 1335 | * Pipe 19: Receive timeslot 7 (version). |
1bd9debf TI |
1336 | */ |
1337 | ||
1338 | setup_pipe(dbri, 4, D_SDP_MEM | D_SDP_TO_SER | D_SDP_MSB); | |
1339 | setup_pipe(dbri, 20, D_SDP_FIXED | D_SDP_TO_SER | D_SDP_MSB); | |
1340 | setup_pipe(dbri, 6, D_SDP_MEM | D_SDP_FROM_SER | D_SDP_MSB); | |
1341 | setup_pipe(dbri, 21, D_SDP_FIXED | D_SDP_FROM_SER | D_SDP_MSB); | |
1342 | ||
1343 | setup_pipe(dbri, 17, D_SDP_FIXED | D_SDP_TO_SER | D_SDP_MSB); | |
1344 | setup_pipe(dbri, 18, D_SDP_FIXED | D_SDP_FROM_SER | D_SDP_MSB); | |
1345 | setup_pipe(dbri, 19, D_SDP_FIXED | D_SDP_FROM_SER | D_SDP_MSB); | |
ea543f1e | 1346 | spin_unlock_irqrestore(&dbri->lock, flags); |
1be54c82 KH |
1347 | |
1348 | dbri_cmdwait(dbri); | |
1bd9debf TI |
1349 | } |
1350 | ||
32e02a7b | 1351 | static int cs4215_init_data(struct cs4215 *mm) |
1bd9debf TI |
1352 | { |
1353 | /* | |
1354 | * No action, memory resetting only. | |
1355 | * | |
1356 | * Data Time Slot 5-8 | |
1357 | * Speaker,Line and Headphone enable. Gain set to the half. | |
1358 | * Input is mike. | |
1359 | */ | |
1360 | mm->data[0] = CS4215_LO(0x20) | CS4215_HE | CS4215_LE; | |
1361 | mm->data[1] = CS4215_RO(0x20) | CS4215_SE; | |
1362 | mm->data[2] = CS4215_LG(0x8) | CS4215_IS | CS4215_PIO0 | CS4215_PIO1; | |
1363 | mm->data[3] = CS4215_RG(0x8) | CS4215_MA(0xf); | |
1364 | ||
1365 | /* | |
1366 | * Control Time Slot 1-4 | |
1367 | * 0: Default I/O voltage scale | |
1368 | * 1: 8 bit ulaw, 8kHz, mono, high pass filter disabled | |
1369 | * 2: Serial enable, CHI master, 128 bits per frame, clock 1 | |
1370 | * 3: Tests disabled | |
1371 | */ | |
1372 | mm->ctrl[0] = CS4215_RSRVD_1 | CS4215_MLB; | |
1373 | mm->ctrl[1] = CS4215_DFR_ULAW | CS4215_FREQ[0].csval; | |
1374 | mm->ctrl[2] = CS4215_XCLK | CS4215_BSEL_128 | CS4215_FREQ[0].xtal; | |
1375 | mm->ctrl[3] = 0; | |
1376 | ||
1377 | mm->status = 0; | |
1378 | mm->version = 0xff; | |
1379 | mm->precision = 8; /* For ULAW */ | |
1be54c82 | 1380 | mm->channels = 1; |
1bd9debf TI |
1381 | |
1382 | return 0; | |
1383 | } | |
1384 | ||
098ccbc5 | 1385 | static void cs4215_setdata(struct snd_dbri *dbri, int muted) |
1bd9debf TI |
1386 | { |
1387 | if (muted) { | |
1388 | dbri->mm.data[0] |= 63; | |
1389 | dbri->mm.data[1] |= 63; | |
1390 | dbri->mm.data[2] &= ~15; | |
1391 | dbri->mm.data[3] &= ~15; | |
1392 | } else { | |
1393 | /* Start by setting the playback attenuation. */ | |
475675d6 | 1394 | struct dbri_streaminfo *info = &dbri->stream_info[DBRI_PLAY]; |
470f1f1a KH |
1395 | int left_gain = info->left_gain & 0x3f; |
1396 | int right_gain = info->right_gain & 0x3f; | |
1bd9debf | 1397 | |
1bd9debf TI |
1398 | dbri->mm.data[0] &= ~0x3f; /* Reset the volume bits */ |
1399 | dbri->mm.data[1] &= ~0x3f; | |
1400 | dbri->mm.data[0] |= (DBRI_MAX_VOLUME - left_gain); | |
1401 | dbri->mm.data[1] |= (DBRI_MAX_VOLUME - right_gain); | |
1402 | ||
1403 | /* Now set the recording gain. */ | |
1404 | info = &dbri->stream_info[DBRI_REC]; | |
470f1f1a KH |
1405 | left_gain = info->left_gain & 0xf; |
1406 | right_gain = info->right_gain & 0xf; | |
1bd9debf TI |
1407 | dbri->mm.data[2] |= CS4215_LG(left_gain); |
1408 | dbri->mm.data[3] |= CS4215_RG(right_gain); | |
1409 | } | |
1410 | ||
1411 | xmit_fixed(dbri, 20, *(int *)dbri->mm.data); | |
1412 | } | |
1413 | ||
1414 | /* | |
1415 | * Set the CS4215 to data mode. | |
1416 | */ | |
098ccbc5 | 1417 | static void cs4215_open(struct snd_dbri *dbri) |
1bd9debf TI |
1418 | { |
1419 | int data_width; | |
1420 | u32 tmp; | |
ea543f1e | 1421 | unsigned long flags; |
1bd9debf TI |
1422 | |
1423 | dprintk(D_MM, "cs4215_open: %d channels, %d bits\n", | |
1424 | dbri->mm.channels, dbri->mm.precision); | |
1425 | ||
1426 | /* Temporarily mute outputs, and wait 1/8000 sec (125 us) | |
1427 | * to make sure this takes. This avoids clicking noises. | |
1428 | */ | |
1429 | ||
1430 | cs4215_setdata(dbri, 1); | |
1431 | udelay(125); | |
1432 | ||
1433 | /* | |
1434 | * Data mode: | |
1435 | * Pipe 4: Send timeslots 1-4 (audio data) | |
1436 | * Pipe 20: Send timeslots 5-8 (part of ctrl data) | |
1437 | * Pipe 6: Receive timeslots 1-4 (audio data) | |
1438 | * Pipe 21: Receive timeslots 6-7. We can only receive 20 bits via | |
1439 | * interrupt, and the rest of the data (slot 5 and 8) is | |
1440 | * not relevant for us (only for doublechecking). | |
1441 | * | |
1442 | * Just like in control mode, the time slots are all offset by eight | |
1443 | * bits. The CS4215, it seems, observes TSIN (the delayed signal) | |
1444 | * even if it's the CHI master. Don't ask me... | |
1445 | */ | |
ea543f1e | 1446 | spin_lock_irqsave(&dbri->lock, flags); |
1bd9debf TI |
1447 | tmp = sbus_readl(dbri->regs + REG0); |
1448 | tmp &= ~(D_C); /* Disable CHI */ | |
1449 | sbus_writel(tmp, dbri->regs + REG0); | |
1450 | ||
1451 | /* Switch CS4215 to data mode - set PIO3 to 1 */ | |
1452 | sbus_writel(D_ENPIO | D_PIO1 | D_PIO3 | | |
1453 | (dbri->mm.onboard ? D_PIO0 : D_PIO2), dbri->regs + REG2); | |
1454 | ||
1455 | reset_chi(dbri, CHIslave, 128); | |
1456 | ||
1457 | /* Note: this next doesn't work for 8-bit stereo, because the two | |
1458 | * channels would be on timeslots 1 and 3, with 2 and 4 idle. | |
1459 | * (See CS4215 datasheet Fig 15) | |
1460 | * | |
1461 | * DBRI non-contiguous mode would be required to make this work. | |
1462 | */ | |
1463 | data_width = dbri->mm.channels * dbri->mm.precision; | |
1464 | ||
294a30dc KH |
1465 | link_time_slot(dbri, 4, 16, 16, data_width, dbri->mm.offset); |
1466 | link_time_slot(dbri, 20, 4, 16, 32, dbri->mm.offset + 32); | |
1467 | link_time_slot(dbri, 6, 16, 16, data_width, dbri->mm.offset); | |
1468 | link_time_slot(dbri, 21, 6, 16, 16, dbri->mm.offset + 40); | |
1bd9debf TI |
1469 | |
1470 | /* FIXME: enable CHI after _setdata? */ | |
1471 | tmp = sbus_readl(dbri->regs + REG0); | |
1472 | tmp |= D_C; /* Enable CHI */ | |
1473 | sbus_writel(tmp, dbri->regs + REG0); | |
ea543f1e | 1474 | spin_unlock_irqrestore(&dbri->lock, flags); |
1bd9debf TI |
1475 | |
1476 | cs4215_setdata(dbri, 0); | |
1477 | } | |
1478 | ||
1479 | /* | |
1480 | * Send the control information (i.e. audio format) | |
1481 | */ | |
098ccbc5 | 1482 | static int cs4215_setctrl(struct snd_dbri *dbri) |
1bd9debf TI |
1483 | { |
1484 | int i, val; | |
1485 | u32 tmp; | |
ea543f1e | 1486 | unsigned long flags; |
1bd9debf TI |
1487 | |
1488 | /* FIXME - let the CPU do something useful during these delays */ | |
1489 | ||
1490 | /* Temporarily mute outputs, and wait 1/8000 sec (125 us) | |
1491 | * to make sure this takes. This avoids clicking noises. | |
1492 | */ | |
1bd9debf TI |
1493 | cs4215_setdata(dbri, 1); |
1494 | udelay(125); | |
1495 | ||
1496 | /* | |
1497 | * Enable Control mode: Set DBRI's PIO3 (4215's D/~C) to 0, then wait | |
1498 | * 12 cycles <= 12/(5512.5*64) sec = 34.01 usec | |
1499 | */ | |
1500 | val = D_ENPIO | D_PIO1 | (dbri->mm.onboard ? D_PIO0 : D_PIO2); | |
1501 | sbus_writel(val, dbri->regs + REG2); | |
1502 | dprintk(D_MM, "cs4215_setctrl: reg2=0x%x\n", val); | |
1503 | udelay(34); | |
1504 | ||
1505 | /* In Control mode, the CS4215 is a slave device, so the DBRI must | |
1506 | * operate as CHI master, supplying clocking and frame synchronization. | |
1507 | * | |
1508 | * In Data mode, however, the CS4215 must be CHI master to insure | |
1509 | * that its data stream is synchronous with its codec. | |
1510 | * | |
1511 | * The upshot of all this? We start by putting the DBRI into master | |
1512 | * mode, program the CS4215 in Control mode, then switch the CS4215 | |
1513 | * into Data mode and put the DBRI into slave mode. Various timing | |
1514 | * requirements must be observed along the way. | |
1515 | * | |
1516 | * Oh, and one more thing, on a SPARCStation 20 (and maybe | |
1517 | * others?), the addressing of the CS4215's time slots is | |
1518 | * offset by eight bits, so we add eight to all the "cycle" | |
1519 | * values in the Define Time Slot (DTS) commands. This is | |
1520 | * done in hardware by a TI 248 that delays the DBRI->4215 | |
1521 | * frame sync signal by eight clock cycles. Anybody know why? | |
1522 | */ | |
ea543f1e | 1523 | spin_lock_irqsave(&dbri->lock, flags); |
1bd9debf TI |
1524 | tmp = sbus_readl(dbri->regs + REG0); |
1525 | tmp &= ~D_C; /* Disable CHI */ | |
1526 | sbus_writel(tmp, dbri->regs + REG0); | |
1527 | ||
1528 | reset_chi(dbri, CHImaster, 128); | |
1529 | ||
1530 | /* | |
1531 | * Control mode: | |
098ccbc5 | 1532 | * Pipe 17: Send timeslots 1-4 (slots 5-8 are read only) |
1bd9debf | 1533 | * Pipe 18: Receive timeslot 1 (clb). |
098ccbc5 | 1534 | * Pipe 19: Receive timeslot 7 (version). |
1bd9debf TI |
1535 | */ |
1536 | ||
294a30dc KH |
1537 | link_time_slot(dbri, 17, 16, 16, 32, dbri->mm.offset); |
1538 | link_time_slot(dbri, 18, 16, 16, 8, dbri->mm.offset); | |
1539 | link_time_slot(dbri, 19, 18, 16, 8, dbri->mm.offset + 48); | |
ea543f1e | 1540 | spin_unlock_irqrestore(&dbri->lock, flags); |
1bd9debf TI |
1541 | |
1542 | /* Wait for the chip to echo back CLB (Control Latch Bit) as zero */ | |
1543 | dbri->mm.ctrl[0] &= ~CS4215_CLB; | |
1544 | xmit_fixed(dbri, 17, *(int *)dbri->mm.ctrl); | |
1545 | ||
ea543f1e | 1546 | spin_lock_irqsave(&dbri->lock, flags); |
1bd9debf TI |
1547 | tmp = sbus_readl(dbri->regs + REG0); |
1548 | tmp |= D_C; /* Enable CHI */ | |
1549 | sbus_writel(tmp, dbri->regs + REG0); | |
ea543f1e | 1550 | spin_unlock_irqrestore(&dbri->lock, flags); |
1bd9debf | 1551 | |
098ccbc5 | 1552 | for (i = 10; ((dbri->mm.status & 0xe4) != 0x20); --i) |
4338829e | 1553 | msleep_interruptible(1); |
098ccbc5 | 1554 | |
1bd9debf TI |
1555 | if (i == 0) { |
1556 | dprintk(D_MM, "CS4215 didn't respond to CLB (0x%02x)\n", | |
1557 | dbri->mm.status); | |
1558 | return -1; | |
1559 | } | |
1560 | ||
1561 | /* Disable changes to our copy of the version number, as we are about | |
1562 | * to leave control mode. | |
1563 | */ | |
1564 | recv_fixed(dbri, 19, NULL); | |
1565 | ||
1566 | /* Terminate CS4215 control mode - data sheet says | |
1567 | * "Set CLB=1 and send two more frames of valid control info" | |
1568 | */ | |
1569 | dbri->mm.ctrl[0] |= CS4215_CLB; | |
1570 | xmit_fixed(dbri, 17, *(int *)dbri->mm.ctrl); | |
1571 | ||
1572 | /* Two frames of control info @ 8kHz frame rate = 250 us delay */ | |
1573 | udelay(250); | |
1574 | ||
1575 | cs4215_setdata(dbri, 0); | |
1576 | ||
1577 | return 0; | |
1578 | } | |
1579 | ||
1580 | /* | |
1581 | * Setup the codec with the sampling rate, audio format and number of | |
1582 | * channels. | |
1583 | * As part of the process we resend the settings for the data | |
1584 | * timeslots as well. | |
1585 | */ | |
098ccbc5 | 1586 | static int cs4215_prepare(struct snd_dbri *dbri, unsigned int rate, |
1bd9debf TI |
1587 | snd_pcm_format_t format, unsigned int channels) |
1588 | { | |
1589 | int freq_idx; | |
1590 | int ret = 0; | |
1591 | ||
1592 | /* Lookup index for this rate */ | |
1593 | for (freq_idx = 0; CS4215_FREQ[freq_idx].freq != 0; freq_idx++) { | |
1594 | if (CS4215_FREQ[freq_idx].freq == rate) | |
1595 | break; | |
1596 | } | |
1597 | if (CS4215_FREQ[freq_idx].freq != rate) { | |
1598 | printk(KERN_WARNING "DBRI: Unsupported rate %d Hz\n", rate); | |
1599 | return -1; | |
1600 | } | |
1601 | ||
1602 | switch (format) { | |
1603 | case SNDRV_PCM_FORMAT_MU_LAW: | |
1604 | dbri->mm.ctrl[1] = CS4215_DFR_ULAW; | |
1605 | dbri->mm.precision = 8; | |
1606 | break; | |
1607 | case SNDRV_PCM_FORMAT_A_LAW: | |
1608 | dbri->mm.ctrl[1] = CS4215_DFR_ALAW; | |
1609 | dbri->mm.precision = 8; | |
1610 | break; | |
1611 | case SNDRV_PCM_FORMAT_U8: | |
1612 | dbri->mm.ctrl[1] = CS4215_DFR_LINEAR8; | |
1613 | dbri->mm.precision = 8; | |
1614 | break; | |
1615 | case SNDRV_PCM_FORMAT_S16_BE: | |
1616 | dbri->mm.ctrl[1] = CS4215_DFR_LINEAR16; | |
1617 | dbri->mm.precision = 16; | |
1618 | break; | |
1619 | default: | |
1620 | printk(KERN_WARNING "DBRI: Unsupported format %d\n", format); | |
1621 | return -1; | |
1622 | } | |
1623 | ||
1624 | /* Add rate parameters */ | |
1625 | dbri->mm.ctrl[1] |= CS4215_FREQ[freq_idx].csval; | |
1626 | dbri->mm.ctrl[2] = CS4215_XCLK | | |
1627 | CS4215_BSEL_128 | CS4215_FREQ[freq_idx].xtal; | |
1628 | ||
1629 | dbri->mm.channels = channels; | |
ab93c7ae | 1630 | if (channels == 2) |
1bd9debf TI |
1631 | dbri->mm.ctrl[1] |= CS4215_DFR_STEREO; |
1632 | ||
1633 | ret = cs4215_setctrl(dbri); | |
1634 | if (ret == 0) | |
1635 | cs4215_open(dbri); /* set codec to data mode */ | |
1636 | ||
1637 | return ret; | |
1638 | } | |
1639 | ||
1640 | /* | |
1641 | * | |
1642 | */ | |
32e02a7b | 1643 | static int cs4215_init(struct snd_dbri *dbri) |
1bd9debf TI |
1644 | { |
1645 | u32 reg2 = sbus_readl(dbri->regs + REG2); | |
1646 | dprintk(D_MM, "cs4215_init: reg2=0x%x\n", reg2); | |
1647 | ||
1648 | /* Look for the cs4215 chips */ | |
1649 | if (reg2 & D_PIO2) { | |
1650 | dprintk(D_MM, "Onboard CS4215 detected\n"); | |
1651 | dbri->mm.onboard = 1; | |
1652 | } | |
1653 | if (reg2 & D_PIO0) { | |
1654 | dprintk(D_MM, "Speakerbox detected\n"); | |
1655 | dbri->mm.onboard = 0; | |
1656 | ||
1657 | if (reg2 & D_PIO2) { | |
1658 | printk(KERN_INFO "DBRI: Using speakerbox / " | |
1659 | "ignoring onboard mmcodec.\n"); | |
1660 | sbus_writel(D_ENPIO2, dbri->regs + REG2); | |
1661 | } | |
1662 | } | |
1663 | ||
1664 | if (!(reg2 & (D_PIO0 | D_PIO2))) { | |
1665 | printk(KERN_ERR "DBRI: no mmcodec found.\n"); | |
1666 | return -EIO; | |
1667 | } | |
1668 | ||
1669 | cs4215_setup_pipes(dbri); | |
1bd9debf TI |
1670 | cs4215_init_data(&dbri->mm); |
1671 | ||
1672 | /* Enable capture of the status & version timeslots. */ | |
1673 | recv_fixed(dbri, 18, &dbri->mm.status); | |
1674 | recv_fixed(dbri, 19, &dbri->mm.version); | |
1675 | ||
1676 | dbri->mm.offset = dbri->mm.onboard ? 0 : 8; | |
1677 | if (cs4215_setctrl(dbri) == -1 || dbri->mm.version == 0xff) { | |
1678 | dprintk(D_MM, "CS4215 failed probe at offset %d\n", | |
1679 | dbri->mm.offset); | |
1680 | return -EIO; | |
1681 | } | |
1682 | dprintk(D_MM, "Found CS4215 at offset %d\n", dbri->mm.offset); | |
1683 | ||
1684 | return 0; | |
1685 | } | |
1686 | ||
1687 | /* | |
1688 | **************************************************************************** | |
1689 | *************************** DBRI interrupt handler ************************* | |
1690 | **************************************************************************** | |
1691 | ||
1692 | The DBRI communicates with the CPU mainly via a circular interrupt | |
1693 | buffer. When an interrupt is signaled, the CPU walks through the | |
1694 | buffer and calls dbri_process_one_interrupt() for each interrupt word. | |
1695 | Complicated interrupts are handled by dedicated functions (which | |
1696 | appear first in this file). Any pending interrupts can be serviced by | |
1697 | calling dbri_process_interrupt_buffer(), which works even if the CPU's | |
1be54c82 | 1698 | interrupts are disabled. |
1bd9debf TI |
1699 | |
1700 | */ | |
1701 | ||
1702 | /* xmit_descs() | |
1703 | * | |
098ccbc5 | 1704 | * Starts transmitting the current TD's for recording/playing. |
1bd9debf TI |
1705 | * For playback, ALSA has filled the DMA memory with new data (we hope). |
1706 | */ | |
1be54c82 | 1707 | static void xmit_descs(struct snd_dbri *dbri) |
1bd9debf | 1708 | { |
475675d6 | 1709 | struct dbri_streaminfo *info; |
163117e8 | 1710 | u32 dvma_addr; |
1be54c82 | 1711 | s32 *cmd; |
1bd9debf TI |
1712 | unsigned long flags; |
1713 | int first_td; | |
1714 | ||
1715 | if (dbri == NULL) | |
1716 | return; /* Disabled */ | |
1717 | ||
163117e8 | 1718 | dvma_addr = (u32)dbri->dma_dvma; |
1bd9debf TI |
1719 | info = &dbri->stream_info[DBRI_REC]; |
1720 | spin_lock_irqsave(&dbri->lock, flags); | |
1721 | ||
1be54c82 | 1722 | if (info->pipe >= 0) { |
1bd9debf TI |
1723 | first_td = dbri->pipes[info->pipe].first_desc; |
1724 | ||
1725 | dprintk(D_DESC, "xmit_descs rec @ TD %d\n", first_td); | |
1726 | ||
1727 | /* Stream could be closed by the time we run. */ | |
aaad3653 KH |
1728 | if (first_td >= 0) { |
1729 | cmd = dbri_cmdlock(dbri, 2); | |
1730 | *(cmd++) = DBRI_CMD(D_SDP, 0, | |
1731 | dbri->pipes[info->pipe].sdp | |
1732 | | D_SDP_P | D_SDP_EVERY | D_SDP_C); | |
16f46050 | 1733 | *(cmd++) = dvma_addr + |
098ccbc5 | 1734 | dbri_dma_off(desc, first_td); |
aaad3653 | 1735 | dbri_cmdsend(dbri, cmd, 2); |
1bd9debf | 1736 | |
aaad3653 KH |
1737 | /* Reset our admin of the pipe. */ |
1738 | dbri->pipes[info->pipe].desc = first_td; | |
1739 | } | |
1bd9debf TI |
1740 | } |
1741 | ||
1bd9debf | 1742 | info = &dbri->stream_info[DBRI_PLAY]; |
1bd9debf | 1743 | |
1be54c82 | 1744 | if (info->pipe >= 0) { |
1bd9debf TI |
1745 | first_td = dbri->pipes[info->pipe].first_desc; |
1746 | ||
1747 | dprintk(D_DESC, "xmit_descs play @ TD %d\n", first_td); | |
1748 | ||
1749 | /* Stream could be closed by the time we run. */ | |
1be54c82 KH |
1750 | if (first_td >= 0) { |
1751 | cmd = dbri_cmdlock(dbri, 2); | |
1752 | *(cmd++) = DBRI_CMD(D_SDP, 0, | |
1753 | dbri->pipes[info->pipe].sdp | |
1754 | | D_SDP_P | D_SDP_EVERY | D_SDP_C); | |
16f46050 | 1755 | *(cmd++) = dvma_addr + |
098ccbc5 | 1756 | dbri_dma_off(desc, first_td); |
1be54c82 | 1757 | dbri_cmdsend(dbri, cmd, 2); |
1bd9debf | 1758 | |
aaad3653 | 1759 | /* Reset our admin of the pipe. */ |
1be54c82 KH |
1760 | dbri->pipes[info->pipe].desc = first_td; |
1761 | } | |
1bd9debf | 1762 | } |
ea543f1e | 1763 | |
1bd9debf TI |
1764 | spin_unlock_irqrestore(&dbri->lock, flags); |
1765 | } | |
1766 | ||
1bd9debf TI |
1767 | /* transmission_complete_intr() |
1768 | * | |
1769 | * Called by main interrupt handler when DBRI signals transmission complete | |
1770 | * on a pipe (interrupt triggered by the B bit in a transmit descriptor). | |
1771 | * | |
4338829e MH |
1772 | * Walks through the pipe's list of transmit buffer descriptors and marks |
1773 | * them as available. Stops when the first descriptor is found without | |
1bd9debf | 1774 | * TBC (Transmit Buffer Complete) set, or we've run through them all. |
4338829e | 1775 | * |
ab93c7ae KH |
1776 | * The DMA buffers are not released. They form a ring buffer and |
1777 | * they are filled by ALSA while others are transmitted by DMA. | |
1778 | * | |
1bd9debf TI |
1779 | */ |
1780 | ||
098ccbc5 | 1781 | static void transmission_complete_intr(struct snd_dbri *dbri, int pipe) |
1bd9debf | 1782 | { |
cf68d212 KH |
1783 | struct dbri_streaminfo *info = &dbri->stream_info[DBRI_PLAY]; |
1784 | int td = dbri->pipes[pipe].desc; | |
1bd9debf TI |
1785 | int status; |
1786 | ||
1bd9debf TI |
1787 | while (td >= 0) { |
1788 | if (td >= DBRI_NO_DESCS) { | |
1789 | printk(KERN_ERR "DBRI: invalid td on pipe %d\n", pipe); | |
1790 | return; | |
1791 | } | |
1792 | ||
1793 | status = DBRI_TD_STATUS(dbri->dma->desc[td].word4); | |
098ccbc5 | 1794 | if (!(status & DBRI_TD_TBC)) |
1bd9debf | 1795 | break; |
1bd9debf TI |
1796 | |
1797 | dprintk(D_INT, "TD %d, status 0x%02x\n", td, status); | |
1798 | ||
1799 | dbri->dma->desc[td].word4 = 0; /* Reset it for next time. */ | |
1be54c82 | 1800 | info->offset += DBRI_RD_CNT(dbri->dma->desc[td].word1); |
1bd9debf | 1801 | |
c2735446 | 1802 | td = dbri->next_desc[td]; |
1bd9debf TI |
1803 | dbri->pipes[pipe].desc = td; |
1804 | } | |
1805 | ||
1806 | /* Notify ALSA */ | |
cf68d212 KH |
1807 | spin_unlock(&dbri->lock); |
1808 | snd_pcm_period_elapsed(info->substream); | |
1809 | spin_lock(&dbri->lock); | |
1bd9debf TI |
1810 | } |
1811 | ||
098ccbc5 | 1812 | static void reception_complete_intr(struct snd_dbri *dbri, int pipe) |
1bd9debf | 1813 | { |
475675d6 | 1814 | struct dbri_streaminfo *info; |
1bd9debf TI |
1815 | int rd = dbri->pipes[pipe].desc; |
1816 | s32 status; | |
1817 | ||
1818 | if (rd < 0 || rd >= DBRI_NO_DESCS) { | |
1819 | printk(KERN_ERR "DBRI: invalid rd on pipe %d\n", pipe); | |
1820 | return; | |
1821 | } | |
1822 | ||
c2735446 | 1823 | dbri->pipes[pipe].desc = dbri->next_desc[rd]; |
1bd9debf TI |
1824 | status = dbri->dma->desc[rd].word1; |
1825 | dbri->dma->desc[rd].word1 = 0; /* Reset it for next time. */ | |
1826 | ||
1827 | info = &dbri->stream_info[DBRI_REC]; | |
1828 | info->offset += DBRI_RD_CNT(status); | |
1bd9debf TI |
1829 | |
1830 | /* FIXME: Check status */ | |
1831 | ||
1832 | dprintk(D_INT, "Recv RD %d, status 0x%02x, len %d\n", | |
1833 | rd, DBRI_RD_STATUS(status), DBRI_RD_CNT(status)); | |
1834 | ||
1bd9debf | 1835 | /* Notify ALSA */ |
cf68d212 KH |
1836 | spin_unlock(&dbri->lock); |
1837 | snd_pcm_period_elapsed(info->substream); | |
1838 | spin_lock(&dbri->lock); | |
1bd9debf TI |
1839 | } |
1840 | ||
098ccbc5 | 1841 | static void dbri_process_one_interrupt(struct snd_dbri *dbri, int x) |
1bd9debf TI |
1842 | { |
1843 | int val = D_INTR_GETVAL(x); | |
1844 | int channel = D_INTR_GETCHAN(x); | |
1845 | int command = D_INTR_GETCMD(x); | |
1846 | int code = D_INTR_GETCODE(x); | |
1847 | #ifdef DBRI_DEBUG | |
1848 | int rval = D_INTR_GETRVAL(x); | |
1849 | #endif | |
1850 | ||
1851 | if (channel == D_INTR_CMD) { | |
1852 | dprintk(D_CMD, "INTR: Command: %-5s Value:%d\n", | |
1853 | cmds[command], val); | |
1854 | } else { | |
1855 | dprintk(D_INT, "INTR: Chan:%d Code:%d Val:%#x\n", | |
1856 | channel, code, rval); | |
1857 | } | |
1858 | ||
1bd9debf | 1859 | switch (code) { |
1be54c82 KH |
1860 | case D_INTR_CMDI: |
1861 | if (command != D_WAIT) | |
1862 | printk(KERN_ERR "DBRI: Command read interrupt\n"); | |
1863 | break; | |
1bd9debf TI |
1864 | case D_INTR_BRDY: |
1865 | reception_complete_intr(dbri, channel); | |
1866 | break; | |
1867 | case D_INTR_XCMP: | |
1868 | case D_INTR_MINT: | |
1869 | transmission_complete_intr(dbri, channel); | |
1870 | break; | |
1871 | case D_INTR_UNDR: | |
1872 | /* UNDR - Transmission underrun | |
1873 | * resend SDP command with clear pipe bit (C) set | |
1874 | */ | |
1875 | { | |
1be54c82 KH |
1876 | /* FIXME: do something useful in case of underrun */ |
1877 | printk(KERN_ERR "DBRI: Underrun error\n"); | |
1878 | #if 0 | |
1879 | s32 *cmd; | |
1bd9debf TI |
1880 | int pipe = channel; |
1881 | int td = dbri->pipes[pipe].desc; | |
1882 | ||
1883 | dbri->dma->desc[td].word4 = 0; | |
1884 | cmd = dbri_cmdlock(dbri, NoGetLock); | |
1885 | *(cmd++) = DBRI_CMD(D_SDP, 0, | |
1886 | dbri->pipes[pipe].sdp | |
1887 | | D_SDP_P | D_SDP_C | D_SDP_2SAME); | |
1888 | *(cmd++) = dbri->dma_dvma + dbri_dma_off(desc, td); | |
1889 | dbri_cmdsend(dbri, cmd); | |
1be54c82 | 1890 | #endif |
1bd9debf TI |
1891 | } |
1892 | break; | |
1893 | case D_INTR_FXDT: | |
1894 | /* FXDT - Fixed data change */ | |
1895 | if (dbri->pipes[channel].sdp & D_SDP_MSB) | |
1896 | val = reverse_bytes(val, dbri->pipes[channel].length); | |
1897 | ||
1898 | if (dbri->pipes[channel].recv_fixed_ptr) | |
1899 | *(dbri->pipes[channel].recv_fixed_ptr) = val; | |
1900 | break; | |
1901 | default: | |
1902 | if (channel != D_INTR_CMD) | |
1903 | printk(KERN_WARNING | |
1904 | "DBRI: Ignored Interrupt: %d (0x%x)\n", code, x); | |
1905 | } | |
1906 | } | |
1907 | ||
1908 | /* dbri_process_interrupt_buffer advances through the DBRI's interrupt | |
1909 | * buffer until it finds a zero word (indicating nothing more to do | |
1910 | * right now). Non-zero words require processing and are handed off | |
1be54c82 | 1911 | * to dbri_process_one_interrupt AFTER advancing the pointer. |
1bd9debf | 1912 | */ |
098ccbc5 | 1913 | static void dbri_process_interrupt_buffer(struct snd_dbri *dbri) |
1bd9debf TI |
1914 | { |
1915 | s32 x; | |
1916 | ||
1917 | while ((x = dbri->dma->intr[dbri->dbri_irqp]) != 0) { | |
1918 | dbri->dma->intr[dbri->dbri_irqp] = 0; | |
1919 | dbri->dbri_irqp++; | |
6fb98280 | 1920 | if (dbri->dbri_irqp == DBRI_INT_BLK) |
1bd9debf | 1921 | dbri->dbri_irqp = 1; |
1bd9debf TI |
1922 | |
1923 | dbri_process_one_interrupt(dbri, x); | |
1924 | } | |
1925 | } | |
1926 | ||
7d12e780 | 1927 | static irqreturn_t snd_dbri_interrupt(int irq, void *dev_id) |
1bd9debf | 1928 | { |
475675d6 | 1929 | struct snd_dbri *dbri = dev_id; |
1bd9debf TI |
1930 | static int errcnt = 0; |
1931 | int x; | |
1932 | ||
1933 | if (dbri == NULL) | |
1934 | return IRQ_NONE; | |
1935 | spin_lock(&dbri->lock); | |
1936 | ||
1937 | /* | |
1938 | * Read it, so the interrupt goes away. | |
1939 | */ | |
1940 | x = sbus_readl(dbri->regs + REG1); | |
1941 | ||
1942 | if (x & (D_MRR | D_MLE | D_LBG | D_MBE)) { | |
1943 | u32 tmp; | |
1944 | ||
1945 | if (x & D_MRR) | |
1946 | printk(KERN_ERR | |
1947 | "DBRI: Multiple Error Ack on SBus reg1=0x%x\n", | |
1948 | x); | |
1949 | if (x & D_MLE) | |
1950 | printk(KERN_ERR | |
1951 | "DBRI: Multiple Late Error on SBus reg1=0x%x\n", | |
1952 | x); | |
1953 | if (x & D_LBG) | |
1954 | printk(KERN_ERR | |
1955 | "DBRI: Lost Bus Grant on SBus reg1=0x%x\n", x); | |
1956 | if (x & D_MBE) | |
1957 | printk(KERN_ERR | |
1958 | "DBRI: Burst Error on SBus reg1=0x%x\n", x); | |
1959 | ||
1960 | /* Some of these SBus errors cause the chip's SBus circuitry | |
1961 | * to be disabled, so just re-enable and try to keep going. | |
1962 | * | |
1963 | * The only one I've seen is MRR, which will be triggered | |
1964 | * if you let a transmit pipe underrun, then try to CDP it. | |
1965 | * | |
4338829e | 1966 | * If these things persist, we reset the chip. |
1bd9debf TI |
1967 | */ |
1968 | if ((++errcnt) % 10 == 0) { | |
1969 | dprintk(D_INT, "Interrupt errors exceeded.\n"); | |
1970 | dbri_reset(dbri); | |
1971 | } else { | |
1972 | tmp = sbus_readl(dbri->regs + REG0); | |
1973 | tmp &= ~(D_D); | |
1974 | sbus_writel(tmp, dbri->regs + REG0); | |
1975 | } | |
1976 | } | |
1977 | ||
1978 | dbri_process_interrupt_buffer(dbri); | |
1979 | ||
1bd9debf TI |
1980 | spin_unlock(&dbri->lock); |
1981 | ||
1982 | return IRQ_HANDLED; | |
1983 | } | |
1984 | ||
1985 | /**************************************************************************** | |
1986 | PCM Interface | |
1987 | ****************************************************************************/ | |
688ed206 | 1988 | static const struct snd_pcm_hardware snd_dbri_pcm_hw = { |
cf68d212 KH |
1989 | .info = SNDRV_PCM_INFO_MMAP | |
1990 | SNDRV_PCM_INFO_INTERLEAVED | | |
1991 | SNDRV_PCM_INFO_BLOCK_TRANSFER | | |
2008f137 TI |
1992 | SNDRV_PCM_INFO_MMAP_VALID | |
1993 | SNDRV_PCM_INFO_BATCH, | |
098ccbc5 KH |
1994 | .formats = SNDRV_PCM_FMTBIT_MU_LAW | |
1995 | SNDRV_PCM_FMTBIT_A_LAW | | |
1996 | SNDRV_PCM_FMTBIT_U8 | | |
1997 | SNDRV_PCM_FMTBIT_S16_BE, | |
1998 | .rates = SNDRV_PCM_RATE_8000_48000 | SNDRV_PCM_RATE_5512, | |
ab93c7ae | 1999 | .rate_min = 5512, |
1bd9debf TI |
2000 | .rate_max = 48000, |
2001 | .channels_min = 1, | |
2002 | .channels_max = 2, | |
cf68d212 | 2003 | .buffer_bytes_max = 64 * 1024, |
1bd9debf TI |
2004 | .period_bytes_min = 1, |
2005 | .period_bytes_max = DBRI_TD_MAXCNT, | |
2006 | .periods_min = 1, | |
2007 | .periods_max = 1024, | |
2008 | }; | |
2009 | ||
ab93c7ae KH |
2010 | static int snd_hw_rule_format(struct snd_pcm_hw_params *params, |
2011 | struct snd_pcm_hw_rule *rule) | |
2012 | { | |
2013 | struct snd_interval *c = hw_param_interval(params, | |
2014 | SNDRV_PCM_HW_PARAM_CHANNELS); | |
2015 | struct snd_mask *f = hw_param_mask(params, SNDRV_PCM_HW_PARAM_FORMAT); | |
2016 | struct snd_mask fmt; | |
2017 | ||
2018 | snd_mask_any(&fmt); | |
2019 | if (c->min > 1) { | |
2020 | fmt.bits[0] &= SNDRV_PCM_FMTBIT_S16_BE; | |
2021 | return snd_mask_refine(f, &fmt); | |
2022 | } | |
2023 | return 0; | |
2024 | } | |
2025 | ||
2026 | static int snd_hw_rule_channels(struct snd_pcm_hw_params *params, | |
2027 | struct snd_pcm_hw_rule *rule) | |
2028 | { | |
2029 | struct snd_interval *c = hw_param_interval(params, | |
2030 | SNDRV_PCM_HW_PARAM_CHANNELS); | |
2031 | struct snd_mask *f = hw_param_mask(params, SNDRV_PCM_HW_PARAM_FORMAT); | |
2032 | struct snd_interval ch; | |
2033 | ||
2034 | snd_interval_any(&ch); | |
2035 | if (!(f->bits[0] & SNDRV_PCM_FMTBIT_S16_BE)) { | |
098ccbc5 KH |
2036 | ch.min = 1; |
2037 | ch.max = 1; | |
ab93c7ae KH |
2038 | ch.integer = 1; |
2039 | return snd_interval_refine(c, &ch); | |
2040 | } | |
2041 | return 0; | |
2042 | } | |
2043 | ||
475675d6 | 2044 | static int snd_dbri_open(struct snd_pcm_substream *substream) |
1bd9debf | 2045 | { |
475675d6 TI |
2046 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2047 | struct snd_pcm_runtime *runtime = substream->runtime; | |
2048 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2049 | unsigned long flags; |
2050 | ||
2051 | dprintk(D_USR, "open audio output.\n"); | |
2052 | runtime->hw = snd_dbri_pcm_hw; | |
2053 | ||
2054 | spin_lock_irqsave(&dbri->lock, flags); | |
2055 | info->substream = substream; | |
1bd9debf TI |
2056 | info->offset = 0; |
2057 | info->dvma_buffer = 0; | |
2058 | info->pipe = -1; | |
2059 | spin_unlock_irqrestore(&dbri->lock, flags); | |
2060 | ||
098ccbc5 | 2061 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, |
ae97dd9a | 2062 | snd_hw_rule_format, NULL, SNDRV_PCM_HW_PARAM_FORMAT, |
ab93c7ae | 2063 | -1); |
098ccbc5 KH |
2064 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_FORMAT, |
2065 | snd_hw_rule_channels, NULL, | |
ab93c7ae KH |
2066 | SNDRV_PCM_HW_PARAM_CHANNELS, |
2067 | -1); | |
098ccbc5 | 2068 | |
1bd9debf TI |
2069 | cs4215_open(dbri); |
2070 | ||
2071 | return 0; | |
2072 | } | |
2073 | ||
475675d6 | 2074 | static int snd_dbri_close(struct snd_pcm_substream *substream) |
1bd9debf | 2075 | { |
475675d6 TI |
2076 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2077 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2078 | |
2079 | dprintk(D_USR, "close audio output.\n"); | |
2080 | info->substream = NULL; | |
1bd9debf TI |
2081 | info->offset = 0; |
2082 | ||
2083 | return 0; | |
2084 | } | |
2085 | ||
475675d6 TI |
2086 | static int snd_dbri_hw_params(struct snd_pcm_substream *substream, |
2087 | struct snd_pcm_hw_params *hw_params) | |
1bd9debf | 2088 | { |
475675d6 TI |
2089 | struct snd_pcm_runtime *runtime = substream->runtime; |
2090 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); | |
2091 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2092 | int direction; |
2093 | int ret; | |
2094 | ||
2095 | /* set sampling rate, audio format and number of channels */ | |
2096 | ret = cs4215_prepare(dbri, params_rate(hw_params), | |
2097 | params_format(hw_params), | |
2098 | params_channels(hw_params)); | |
2099 | if (ret != 0) | |
2100 | return ret; | |
2101 | ||
1bd9debf TI |
2102 | /* hw_params can get called multiple times. Only map the DMA once. |
2103 | */ | |
2104 | if (info->dvma_buffer == 0) { | |
2105 | if (DBRI_STREAMNO(substream) == DBRI_PLAY) | |
738f2b7b | 2106 | direction = DMA_TO_DEVICE; |
1bd9debf | 2107 | else |
738f2b7b | 2108 | direction = DMA_FROM_DEVICE; |
1bd9debf | 2109 | |
7a715f46 | 2110 | info->dvma_buffer = |
2bd320f8 | 2111 | dma_map_single(&dbri->op->dev, |
738f2b7b DM |
2112 | runtime->dma_area, |
2113 | params_buffer_bytes(hw_params), | |
2114 | direction); | |
1bd9debf TI |
2115 | } |
2116 | ||
2117 | direction = params_buffer_bytes(hw_params); | |
2118 | dprintk(D_USR, "hw_params: %d bytes, dvma=%x\n", | |
2119 | direction, info->dvma_buffer); | |
2120 | return 0; | |
2121 | } | |
2122 | ||
475675d6 | 2123 | static int snd_dbri_hw_free(struct snd_pcm_substream *substream) |
1bd9debf | 2124 | { |
475675d6 TI |
2125 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2126 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf | 2127 | int direction; |
99dabfe7 | 2128 | |
1bd9debf TI |
2129 | dprintk(D_USR, "hw_free.\n"); |
2130 | ||
2131 | /* hw_free can get called multiple times. Only unmap the DMA once. | |
2132 | */ | |
2133 | if (info->dvma_buffer) { | |
2134 | if (DBRI_STREAMNO(substream) == DBRI_PLAY) | |
738f2b7b | 2135 | direction = DMA_TO_DEVICE; |
1bd9debf | 2136 | else |
738f2b7b | 2137 | direction = DMA_FROM_DEVICE; |
1bd9debf | 2138 | |
2bd320f8 | 2139 | dma_unmap_single(&dbri->op->dev, info->dvma_buffer, |
738f2b7b | 2140 | substream->runtime->buffer_size, direction); |
1bd9debf TI |
2141 | info->dvma_buffer = 0; |
2142 | } | |
99dabfe7 KH |
2143 | if (info->pipe != -1) { |
2144 | reset_pipe(dbri, info->pipe); | |
2145 | info->pipe = -1; | |
2146 | } | |
1bd9debf | 2147 | |
786e90b0 | 2148 | return 0; |
1bd9debf TI |
2149 | } |
2150 | ||
475675d6 | 2151 | static int snd_dbri_prepare(struct snd_pcm_substream *substream) |
1bd9debf | 2152 | { |
475675d6 TI |
2153 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2154 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2155 | int ret; |
2156 | ||
2157 | info->size = snd_pcm_lib_buffer_bytes(substream); | |
2158 | if (DBRI_STREAMNO(substream) == DBRI_PLAY) | |
2159 | info->pipe = 4; /* Send pipe */ | |
1be54c82 | 2160 | else |
1bd9debf | 2161 | info->pipe = 6; /* Receive pipe */ |
1bd9debf TI |
2162 | |
2163 | spin_lock_irq(&dbri->lock); | |
aaad3653 | 2164 | info->offset = 0; |
1bd9debf | 2165 | |
098ccbc5 | 2166 | /* Setup the all the transmit/receive descriptors to cover the |
1bd9debf TI |
2167 | * whole DMA buffer. |
2168 | */ | |
2169 | ret = setup_descs(dbri, DBRI_STREAMNO(substream), | |
2170 | snd_pcm_lib_period_bytes(substream)); | |
2171 | ||
1bd9debf TI |
2172 | spin_unlock_irq(&dbri->lock); |
2173 | ||
2174 | dprintk(D_USR, "prepare audio output. %d bytes\n", info->size); | |
2175 | return ret; | |
2176 | } | |
2177 | ||
475675d6 | 2178 | static int snd_dbri_trigger(struct snd_pcm_substream *substream, int cmd) |
1bd9debf | 2179 | { |
475675d6 TI |
2180 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2181 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2182 | int ret = 0; |
2183 | ||
2184 | switch (cmd) { | |
2185 | case SNDRV_PCM_TRIGGER_START: | |
2186 | dprintk(D_USR, "start audio, period is %d bytes\n", | |
2187 | (int)snd_pcm_lib_period_bytes(substream)); | |
1be54c82 KH |
2188 | /* Re-submit the TDs. */ |
2189 | xmit_descs(dbri); | |
1bd9debf TI |
2190 | break; |
2191 | case SNDRV_PCM_TRIGGER_STOP: | |
2192 | dprintk(D_USR, "stop audio.\n"); | |
1bd9debf TI |
2193 | reset_pipe(dbri, info->pipe); |
2194 | break; | |
2195 | default: | |
2196 | ret = -EINVAL; | |
2197 | } | |
2198 | ||
2199 | return ret; | |
2200 | } | |
2201 | ||
475675d6 | 2202 | static snd_pcm_uframes_t snd_dbri_pointer(struct snd_pcm_substream *substream) |
1bd9debf | 2203 | { |
475675d6 TI |
2204 | struct snd_dbri *dbri = snd_pcm_substream_chip(substream); |
2205 | struct dbri_streaminfo *info = DBRI_STREAM(dbri, substream); | |
1bd9debf TI |
2206 | snd_pcm_uframes_t ret; |
2207 | ||
2208 | ret = bytes_to_frames(substream->runtime, info->offset) | |
2209 | % substream->runtime->buffer_size; | |
1be54c82 KH |
2210 | dprintk(D_USR, "I/O pointer: %ld frames of %ld.\n", |
2211 | ret, substream->runtime->buffer_size); | |
1bd9debf TI |
2212 | return ret; |
2213 | } | |
2214 | ||
544d6272 | 2215 | static const struct snd_pcm_ops snd_dbri_ops = { |
1bd9debf TI |
2216 | .open = snd_dbri_open, |
2217 | .close = snd_dbri_close, | |
1bd9debf TI |
2218 | .hw_params = snd_dbri_hw_params, |
2219 | .hw_free = snd_dbri_hw_free, | |
2220 | .prepare = snd_dbri_prepare, | |
2221 | .trigger = snd_dbri_trigger, | |
2222 | .pointer = snd_dbri_pointer, | |
2223 | }; | |
2224 | ||
32e02a7b | 2225 | static int snd_dbri_pcm(struct snd_card *card) |
1bd9debf | 2226 | { |
475675d6 | 2227 | struct snd_pcm *pcm; |
1bd9debf TI |
2228 | int err; |
2229 | ||
afeacfd5 | 2230 | if ((err = snd_pcm_new(card, |
1bd9debf TI |
2231 | /* ID */ "sun_dbri", |
2232 | /* device */ 0, | |
2233 | /* playback count */ 1, | |
2234 | /* capture count */ 1, &pcm)) < 0) | |
2235 | return err; | |
1bd9debf TI |
2236 | |
2237 | snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_dbri_ops); | |
2238 | snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_dbri_ops); | |
2239 | ||
afeacfd5 | 2240 | pcm->private_data = card->private_data; |
1bd9debf | 2241 | pcm->info_flags = 0; |
afeacfd5 | 2242 | strcpy(pcm->name, card->shortname); |
1bd9debf | 2243 | |
786e90b0 TI |
2244 | snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_CONTINUOUS, |
2245 | NULL, 64 * 1024, 64 * 1024); | |
1bd9debf TI |
2246 | return 0; |
2247 | } | |
2248 | ||
2249 | /***************************************************************************** | |
2250 | Mixer interface | |
2251 | *****************************************************************************/ | |
2252 | ||
475675d6 TI |
2253 | static int snd_cs4215_info_volume(struct snd_kcontrol *kcontrol, |
2254 | struct snd_ctl_elem_info *uinfo) | |
1bd9debf TI |
2255 | { |
2256 | uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; | |
2257 | uinfo->count = 2; | |
2258 | uinfo->value.integer.min = 0; | |
cf68d212 | 2259 | if (kcontrol->private_value == DBRI_PLAY) |
1bd9debf | 2260 | uinfo->value.integer.max = DBRI_MAX_VOLUME; |
cf68d212 | 2261 | else |
1bd9debf | 2262 | uinfo->value.integer.max = DBRI_MAX_GAIN; |
1bd9debf TI |
2263 | return 0; |
2264 | } | |
2265 | ||
475675d6 TI |
2266 | static int snd_cs4215_get_volume(struct snd_kcontrol *kcontrol, |
2267 | struct snd_ctl_elem_value *ucontrol) | |
1bd9debf | 2268 | { |
475675d6 TI |
2269 | struct snd_dbri *dbri = snd_kcontrol_chip(kcontrol); |
2270 | struct dbri_streaminfo *info; | |
5e246b85 TI |
2271 | |
2272 | if (snd_BUG_ON(!dbri)) | |
2273 | return -EINVAL; | |
1bd9debf | 2274 | info = &dbri->stream_info[kcontrol->private_value]; |
1bd9debf TI |
2275 | |
2276 | ucontrol->value.integer.value[0] = info->left_gain; | |
2277 | ucontrol->value.integer.value[1] = info->right_gain; | |
2278 | return 0; | |
2279 | } | |
2280 | ||
475675d6 TI |
2281 | static int snd_cs4215_put_volume(struct snd_kcontrol *kcontrol, |
2282 | struct snd_ctl_elem_value *ucontrol) | |
1bd9debf | 2283 | { |
475675d6 | 2284 | struct snd_dbri *dbri = snd_kcontrol_chip(kcontrol); |
098ccbc5 KH |
2285 | struct dbri_streaminfo *info = |
2286 | &dbri->stream_info[kcontrol->private_value]; | |
3b892467 | 2287 | unsigned int vol[2]; |
1bd9debf TI |
2288 | int changed = 0; |
2289 | ||
3b892467 TI |
2290 | vol[0] = ucontrol->value.integer.value[0]; |
2291 | vol[1] = ucontrol->value.integer.value[1]; | |
2292 | if (kcontrol->private_value == DBRI_PLAY) { | |
2293 | if (vol[0] > DBRI_MAX_VOLUME || vol[1] > DBRI_MAX_VOLUME) | |
2294 | return -EINVAL; | |
2295 | } else { | |
2296 | if (vol[0] > DBRI_MAX_GAIN || vol[1] > DBRI_MAX_GAIN) | |
2297 | return -EINVAL; | |
2298 | } | |
2299 | ||
4581aa36 TI |
2300 | if (info->left_gain != vol[0]) { |
2301 | info->left_gain = vol[0]; | |
1bd9debf TI |
2302 | changed = 1; |
2303 | } | |
4581aa36 TI |
2304 | if (info->right_gain != vol[1]) { |
2305 | info->right_gain = vol[1]; | |
1bd9debf TI |
2306 | changed = 1; |
2307 | } | |
cf68d212 | 2308 | if (changed) { |
1bd9debf TI |
2309 | /* First mute outputs, and wait 1/8000 sec (125 us) |
2310 | * to make sure this takes. This avoids clicking noises. | |
2311 | */ | |
1bd9debf TI |
2312 | cs4215_setdata(dbri, 1); |
2313 | udelay(125); | |
2314 | cs4215_setdata(dbri, 0); | |
1bd9debf TI |
2315 | } |
2316 | return changed; | |
2317 | } | |
2318 | ||
475675d6 TI |
2319 | static int snd_cs4215_info_single(struct snd_kcontrol *kcontrol, |
2320 | struct snd_ctl_elem_info *uinfo) | |
1bd9debf TI |
2321 | { |
2322 | int mask = (kcontrol->private_value >> 16) & 0xff; | |
2323 | ||
2324 | uinfo->type = (mask == 1) ? | |
2325 | SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER; | |
2326 | uinfo->count = 1; | |
2327 | uinfo->value.integer.min = 0; | |
2328 | uinfo->value.integer.max = mask; | |
2329 | return 0; | |
2330 | } | |
2331 | ||
475675d6 TI |
2332 | static int snd_cs4215_get_single(struct snd_kcontrol *kcontrol, |
2333 | struct snd_ctl_elem_value *ucontrol) | |
1bd9debf | 2334 | { |
475675d6 | 2335 | struct snd_dbri *dbri = snd_kcontrol_chip(kcontrol); |
1bd9debf TI |
2336 | int elem = kcontrol->private_value & 0xff; |
2337 | int shift = (kcontrol->private_value >> 8) & 0xff; | |
2338 | int mask = (kcontrol->private_value >> 16) & 0xff; | |
2339 | int invert = (kcontrol->private_value >> 24) & 1; | |
5e246b85 TI |
2340 | |
2341 | if (snd_BUG_ON(!dbri)) | |
2342 | return -EINVAL; | |
1bd9debf | 2343 | |
098ccbc5 | 2344 | if (elem < 4) |
1bd9debf TI |
2345 | ucontrol->value.integer.value[0] = |
2346 | (dbri->mm.data[elem] >> shift) & mask; | |
098ccbc5 | 2347 | else |
1bd9debf TI |
2348 | ucontrol->value.integer.value[0] = |
2349 | (dbri->mm.ctrl[elem - 4] >> shift) & mask; | |
1bd9debf | 2350 | |
098ccbc5 | 2351 | if (invert == 1) |
1bd9debf TI |
2352 | ucontrol->value.integer.value[0] = |
2353 | mask - ucontrol->value.integer.value[0]; | |
1bd9debf TI |
2354 | return 0; |
2355 | } | |
2356 | ||
475675d6 TI |
2357 | static int snd_cs4215_put_single(struct snd_kcontrol *kcontrol, |
2358 | struct snd_ctl_elem_value *ucontrol) | |
1bd9debf | 2359 | { |
475675d6 | 2360 | struct snd_dbri *dbri = snd_kcontrol_chip(kcontrol); |
1bd9debf TI |
2361 | int elem = kcontrol->private_value & 0xff; |
2362 | int shift = (kcontrol->private_value >> 8) & 0xff; | |
2363 | int mask = (kcontrol->private_value >> 16) & 0xff; | |
2364 | int invert = (kcontrol->private_value >> 24) & 1; | |
2365 | int changed = 0; | |
2366 | unsigned short val; | |
5e246b85 TI |
2367 | |
2368 | if (snd_BUG_ON(!dbri)) | |
2369 | return -EINVAL; | |
1bd9debf TI |
2370 | |
2371 | val = (ucontrol->value.integer.value[0] & mask); | |
2372 | if (invert == 1) | |
2373 | val = mask - val; | |
2374 | val <<= shift; | |
2375 | ||
2376 | if (elem < 4) { | |
2377 | dbri->mm.data[elem] = (dbri->mm.data[elem] & | |
2378 | ~(mask << shift)) | val; | |
2379 | changed = (val != dbri->mm.data[elem]); | |
2380 | } else { | |
2381 | dbri->mm.ctrl[elem - 4] = (dbri->mm.ctrl[elem - 4] & | |
2382 | ~(mask << shift)) | val; | |
2383 | changed = (val != dbri->mm.ctrl[elem - 4]); | |
2384 | } | |
2385 | ||
2386 | dprintk(D_GEN, "put_single: mask=0x%x, changed=%d, " | |
2387 | "mixer-value=%ld, mm-value=0x%x\n", | |
2388 | mask, changed, ucontrol->value.integer.value[0], | |
2389 | dbri->mm.data[elem & 3]); | |
2390 | ||
2391 | if (changed) { | |
2392 | /* First mute outputs, and wait 1/8000 sec (125 us) | |
2393 | * to make sure this takes. This avoids clicking noises. | |
2394 | */ | |
1bd9debf TI |
2395 | cs4215_setdata(dbri, 1); |
2396 | udelay(125); | |
2397 | cs4215_setdata(dbri, 0); | |
1bd9debf TI |
2398 | } |
2399 | return changed; | |
2400 | } | |
2401 | ||
2402 | /* Entries 0-3 map to the 4 data timeslots, entries 4-7 map to the 4 control | |
2403 | timeslots. Shift is the bit offset in the timeslot, mask defines the | |
2404 | number of bits. invert is a boolean for use with attenuation. | |
2405 | */ | |
098ccbc5 KH |
2406 | #define CS4215_SINGLE(xname, entry, shift, mask, invert) \ |
2407 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \ | |
2408 | .info = snd_cs4215_info_single, \ | |
2409 | .get = snd_cs4215_get_single, .put = snd_cs4215_put_single, \ | |
2410 | .private_value = (entry) | ((shift) << 8) | ((mask) << 16) | \ | |
2411 | ((invert) << 24) }, | |
1bd9debf | 2412 | |
32e02a7b | 2413 | static struct snd_kcontrol_new dbri_controls[] = { |
1bd9debf TI |
2414 | { |
2415 | .iface = SNDRV_CTL_ELEM_IFACE_MIXER, | |
2416 | .name = "Playback Volume", | |
2417 | .info = snd_cs4215_info_volume, | |
2418 | .get = snd_cs4215_get_volume, | |
2419 | .put = snd_cs4215_put_volume, | |
2420 | .private_value = DBRI_PLAY, | |
2421 | }, | |
2422 | CS4215_SINGLE("Headphone switch", 0, 7, 1, 0) | |
2423 | CS4215_SINGLE("Line out switch", 0, 6, 1, 0) | |
2424 | CS4215_SINGLE("Speaker switch", 1, 6, 1, 0) | |
2425 | { | |
2426 | .iface = SNDRV_CTL_ELEM_IFACE_MIXER, | |
2427 | .name = "Capture Volume", | |
2428 | .info = snd_cs4215_info_volume, | |
2429 | .get = snd_cs4215_get_volume, | |
2430 | .put = snd_cs4215_put_volume, | |
2431 | .private_value = DBRI_REC, | |
2432 | }, | |
2433 | /* FIXME: mic/line switch */ | |
2434 | CS4215_SINGLE("Line in switch", 2, 4, 1, 0) | |
2435 | CS4215_SINGLE("High Pass Filter switch", 5, 7, 1, 0) | |
2436 | CS4215_SINGLE("Monitor Volume", 3, 4, 0xf, 1) | |
2437 | CS4215_SINGLE("Mic boost", 4, 4, 1, 1) | |
2438 | }; | |
2439 | ||
32e02a7b | 2440 | static int snd_dbri_mixer(struct snd_card *card) |
1bd9debf | 2441 | { |
1bd9debf | 2442 | int idx, err; |
afeacfd5 | 2443 | struct snd_dbri *dbri; |
1bd9debf | 2444 | |
5e246b85 TI |
2445 | if (snd_BUG_ON(!card || !card->private_data)) |
2446 | return -EINVAL; | |
afeacfd5 | 2447 | dbri = card->private_data; |
1bd9debf | 2448 | |
1bd9debf TI |
2449 | strcpy(card->mixername, card->shortname); |
2450 | ||
6c2d8b5d | 2451 | for (idx = 0; idx < ARRAY_SIZE(dbri_controls); idx++) { |
cf68d212 KH |
2452 | err = snd_ctl_add(card, |
2453 | snd_ctl_new1(&dbri_controls[idx], dbri)); | |
2454 | if (err < 0) | |
1bd9debf TI |
2455 | return err; |
2456 | } | |
2457 | ||
2458 | for (idx = DBRI_REC; idx < DBRI_NO_STREAMS; idx++) { | |
2459 | dbri->stream_info[idx].left_gain = 0; | |
2460 | dbri->stream_info[idx].right_gain = 0; | |
1bd9debf TI |
2461 | } |
2462 | ||
2463 | return 0; | |
2464 | } | |
2465 | ||
2466 | /**************************************************************************** | |
2467 | /proc interface | |
2468 | ****************************************************************************/ | |
098ccbc5 KH |
2469 | static void dbri_regs_read(struct snd_info_entry *entry, |
2470 | struct snd_info_buffer *buffer) | |
1bd9debf | 2471 | { |
475675d6 | 2472 | struct snd_dbri *dbri = entry->private_data; |
1bd9debf TI |
2473 | |
2474 | snd_iprintf(buffer, "REG0: 0x%x\n", sbus_readl(dbri->regs + REG0)); | |
2475 | snd_iprintf(buffer, "REG2: 0x%x\n", sbus_readl(dbri->regs + REG2)); | |
2476 | snd_iprintf(buffer, "REG8: 0x%x\n", sbus_readl(dbri->regs + REG8)); | |
2477 | snd_iprintf(buffer, "REG9: 0x%x\n", sbus_readl(dbri->regs + REG9)); | |
2478 | } | |
2479 | ||
2480 | #ifdef DBRI_DEBUG | |
098ccbc5 | 2481 | static void dbri_debug_read(struct snd_info_entry *entry, |
475675d6 | 2482 | struct snd_info_buffer *buffer) |
1bd9debf | 2483 | { |
475675d6 | 2484 | struct snd_dbri *dbri = entry->private_data; |
1bd9debf TI |
2485 | int pipe; |
2486 | snd_iprintf(buffer, "debug=%d\n", dbri_debug); | |
2487 | ||
1bd9debf TI |
2488 | for (pipe = 0; pipe < 32; pipe++) { |
2489 | if (pipe_active(dbri, pipe)) { | |
2490 | struct dbri_pipe *pptr = &dbri->pipes[pipe]; | |
2491 | snd_iprintf(buffer, | |
2492 | "Pipe %d: %s SDP=0x%x desc=%d, " | |
294a30dc | 2493 | "len=%d next %d\n", |
1bd9debf | 2494 | pipe, |
cf68d212 KH |
2495 | (pptr->sdp & D_SDP_TO_SER) ? "output" : |
2496 | "input", | |
5fc3a2b2 | 2497 | pptr->sdp, pptr->desc, |
294a30dc | 2498 | pptr->length, pptr->nextpipe); |
1bd9debf TI |
2499 | } |
2500 | } | |
2501 | } | |
1bd9debf TI |
2502 | #endif |
2503 | ||
32e02a7b | 2504 | static void snd_dbri_proc(struct snd_card *card) |
1bd9debf | 2505 | { |
afeacfd5 | 2506 | struct snd_dbri *dbri = card->private_data; |
1bd9debf | 2507 | |
3c6ee770 | 2508 | snd_card_ro_proc_new(card, "regs", dbri, dbri_regs_read); |
1bd9debf | 2509 | #ifdef DBRI_DEBUG |
3c6ee770 | 2510 | snd_card_ro_proc_new(card, "debug", dbri, dbri_debug_read); |
1bd9debf TI |
2511 | #endif |
2512 | } | |
2513 | ||
2514 | /* | |
2515 | **************************************************************************** | |
2516 | **************************** Initialization ******************************** | |
2517 | **************************************************************************** | |
2518 | */ | |
098ccbc5 | 2519 | static void snd_dbri_free(struct snd_dbri *dbri); |
1bd9debf | 2520 | |
32e02a7b BP |
2521 | static int snd_dbri_create(struct snd_card *card, |
2522 | struct platform_device *op, | |
2523 | int irq, int dev) | |
1bd9debf | 2524 | { |
475675d6 | 2525 | struct snd_dbri *dbri = card->private_data; |
1bd9debf TI |
2526 | int err; |
2527 | ||
2528 | spin_lock_init(&dbri->lock); | |
2bd320f8 | 2529 | dbri->op = op; |
afeacfd5 | 2530 | dbri->irq = irq; |
1bd9debf | 2531 | |
750afb08 LC |
2532 | dbri->dma = dma_alloc_coherent(&op->dev, sizeof(struct dbri_dma), |
2533 | &dbri->dma_dvma, GFP_KERNEL); | |
be376649 FT |
2534 | if (!dbri->dma) |
2535 | return -ENOMEM; | |
1bd9debf | 2536 | |
16f46050 | 2537 | dprintk(D_GEN, "DMA Cmd Block 0x%p (%pad)\n", |
1bd9debf TI |
2538 | dbri->dma, dbri->dma_dvma); |
2539 | ||
2540 | /* Map the registers into memory. */ | |
2bd320f8 DM |
2541 | dbri->regs_size = resource_size(&op->resource[0]); |
2542 | dbri->regs = of_ioremap(&op->resource[0], 0, | |
2543 | dbri->regs_size, "DBRI Registers"); | |
1bd9debf TI |
2544 | if (!dbri->regs) { |
2545 | printk(KERN_ERR "DBRI: could not allocate registers\n"); | |
2bd320f8 | 2546 | dma_free_coherent(&op->dev, sizeof(struct dbri_dma), |
738f2b7b | 2547 | (void *)dbri->dma, dbri->dma_dvma); |
1bd9debf TI |
2548 | return -EIO; |
2549 | } | |
2550 | ||
65ca68b3 | 2551 | err = request_irq(dbri->irq, snd_dbri_interrupt, IRQF_SHARED, |
1bd9debf TI |
2552 | "DBRI audio", dbri); |
2553 | if (err) { | |
2554 | printk(KERN_ERR "DBRI: Can't get irq %d\n", dbri->irq); | |
2bd320f8 DM |
2555 | of_iounmap(&op->resource[0], dbri->regs, dbri->regs_size); |
2556 | dma_free_coherent(&op->dev, sizeof(struct dbri_dma), | |
738f2b7b | 2557 | (void *)dbri->dma, dbri->dma_dvma); |
1bd9debf TI |
2558 | return err; |
2559 | } | |
2560 | ||
2561 | /* Do low level initialization of the DBRI and CS4215 chips */ | |
2562 | dbri_initialize(dbri); | |
2563 | err = cs4215_init(dbri); | |
2564 | if (err) { | |
2565 | snd_dbri_free(dbri); | |
2566 | return err; | |
2567 | } | |
2568 | ||
1bd9debf TI |
2569 | return 0; |
2570 | } | |
2571 | ||
098ccbc5 | 2572 | static void snd_dbri_free(struct snd_dbri *dbri) |
1bd9debf TI |
2573 | { |
2574 | dprintk(D_GEN, "snd_dbri_free\n"); | |
2575 | dbri_reset(dbri); | |
2576 | ||
2577 | if (dbri->irq) | |
2578 | free_irq(dbri->irq, dbri); | |
2579 | ||
2580 | if (dbri->regs) | |
2bd320f8 | 2581 | of_iounmap(&dbri->op->resource[0], dbri->regs, dbri->regs_size); |
1bd9debf TI |
2582 | |
2583 | if (dbri->dma) | |
2bd320f8 | 2584 | dma_free_coherent(&dbri->op->dev, |
738f2b7b DM |
2585 | sizeof(struct dbri_dma), |
2586 | (void *)dbri->dma, dbri->dma_dvma); | |
1bd9debf TI |
2587 | } |
2588 | ||
32e02a7b | 2589 | static int dbri_probe(struct platform_device *op) |
1bd9debf | 2590 | { |
475675d6 | 2591 | struct snd_dbri *dbri; |
1bd9debf | 2592 | struct resource *rp; |
475675d6 | 2593 | struct snd_card *card; |
1bd9debf | 2594 | static int dev = 0; |
2bd320f8 | 2595 | int irq; |
1bd9debf TI |
2596 | int err; |
2597 | ||
1bd9debf TI |
2598 | if (dev >= SNDRV_CARDS) |
2599 | return -ENODEV; | |
2600 | if (!enable[dev]) { | |
2601 | dev++; | |
2602 | return -ENOENT; | |
2603 | } | |
2604 | ||
1636f8ac | 2605 | irq = op->archdata.irqs[0]; |
afeacfd5 KH |
2606 | if (irq <= 0) { |
2607 | printk(KERN_ERR "DBRI-%d: No IRQ.\n", dev); | |
4338829e MH |
2608 | return -ENODEV; |
2609 | } | |
1bd9debf | 2610 | |
a2fefc35 TI |
2611 | err = snd_card_new(&op->dev, index[dev], id[dev], THIS_MODULE, |
2612 | sizeof(struct snd_dbri), &card); | |
bd7dd77c TI |
2613 | if (err < 0) |
2614 | return err; | |
1bd9debf TI |
2615 | |
2616 | strcpy(card->driver, "DBRI"); | |
2617 | strcpy(card->shortname, "Sun DBRI"); | |
2bd320f8 | 2618 | rp = &op->resource[0]; |
5863aa65 | 2619 | sprintf(card->longname, "%s at 0x%02lx:0x%016Lx, irq %d", |
1bd9debf | 2620 | card->shortname, |
afeacfd5 | 2621 | rp->flags & 0xffL, (unsigned long long)rp->start, irq); |
1bd9debf | 2622 | |
2bd320f8 | 2623 | err = snd_dbri_create(card, op, irq, dev); |
afeacfd5 | 2624 | if (err < 0) { |
1bd9debf TI |
2625 | snd_card_free(card); |
2626 | return err; | |
2627 | } | |
2628 | ||
475675d6 | 2629 | dbri = card->private_data; |
afeacfd5 | 2630 | err = snd_dbri_pcm(card); |
cf68d212 | 2631 | if (err < 0) |
16dab54b | 2632 | goto _err; |
1bd9debf | 2633 | |
afeacfd5 | 2634 | err = snd_dbri_mixer(card); |
cf68d212 | 2635 | if (err < 0) |
16dab54b | 2636 | goto _err; |
1bd9debf TI |
2637 | |
2638 | /* /proc file handling */ | |
afeacfd5 | 2639 | snd_dbri_proc(card); |
2bd320f8 | 2640 | dev_set_drvdata(&op->dev, card); |
1bd9debf | 2641 | |
098ccbc5 KH |
2642 | err = snd_card_register(card); |
2643 | if (err < 0) | |
16dab54b | 2644 | goto _err; |
1bd9debf TI |
2645 | |
2646 | printk(KERN_INFO "audio%d at %p (irq %d) is DBRI(%c)+CS4215(%d)\n", | |
2647 | dev, dbri->regs, | |
61c7a080 | 2648 | dbri->irq, op->dev.of_node->name[9], dbri->mm.version); |
1bd9debf TI |
2649 | dev++; |
2650 | ||
2651 | return 0; | |
16dab54b | 2652 | |
098ccbc5 | 2653 | _err: |
16dab54b TI |
2654 | snd_dbri_free(dbri); |
2655 | snd_card_free(card); | |
2656 | return err; | |
1bd9debf TI |
2657 | } |
2658 | ||
32e02a7b | 2659 | static int dbri_remove(struct platform_device *op) |
1bd9debf | 2660 | { |
2bd320f8 | 2661 | struct snd_card *card = dev_get_drvdata(&op->dev); |
1bd9debf | 2662 | |
afeacfd5 KH |
2663 | snd_dbri_free(card->private_data); |
2664 | snd_card_free(card); | |
1bd9debf | 2665 | |
afeacfd5 | 2666 | return 0; |
1bd9debf TI |
2667 | } |
2668 | ||
fd098316 | 2669 | static const struct of_device_id dbri_match[] = { |
afeacfd5 KH |
2670 | { |
2671 | .name = "SUNW,DBRIe", | |
2672 | }, | |
2673 | { | |
2674 | .name = "SUNW,DBRIf", | |
2675 | }, | |
2676 | {}, | |
2677 | }; | |
1bd9debf | 2678 | |
afeacfd5 | 2679 | MODULE_DEVICE_TABLE(of, dbri_match); |
1bd9debf | 2680 | |
f07eb223 | 2681 | static struct platform_driver dbri_sbus_driver = { |
4018294b GL |
2682 | .driver = { |
2683 | .name = "dbri", | |
4018294b GL |
2684 | .of_match_table = dbri_match, |
2685 | }, | |
afeacfd5 | 2686 | .probe = dbri_probe, |
32e02a7b | 2687 | .remove = dbri_remove, |
afeacfd5 KH |
2688 | }; |
2689 | ||
a09452ee | 2690 | module_platform_driver(dbri_sbus_driver); |