Commit | Line | Data |
---|---|---|
23db472b JK |
1 | /* |
2 | * skl_topology.h - Intel HDA Platform topology header file | |
3 | * | |
4 | * Copyright (C) 2014-15 Intel Corp | |
5 | * Author: Jeeja KP <jeeja.kp@intel.com> | |
6 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; version 2 of the License. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but | |
13 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
15 | * General Public License for more details. | |
16 | * | |
17 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
18 | * | |
19 | */ | |
20 | ||
21 | #ifndef __SKL_TOPOLOGY_H__ | |
22 | #define __SKL_TOPOLOGY_H__ | |
23 | ||
24 | #include <linux/types.h> | |
25 | ||
26 | #include <sound/hdaudio_ext.h> | |
27 | #include <sound/soc.h> | |
28 | #include "skl.h" | |
29 | #include "skl-tplg-interface.h" | |
30 | ||
31 | #define BITS_PER_BYTE 8 | |
32 | #define MAX_TS_GROUPS 8 | |
33 | #define MAX_DMIC_TS_GROUPS 4 | |
34 | #define MAX_FIXED_DMIC_PARAMS_SIZE 727 | |
35 | ||
36 | /* Maximum number of coefficients up down mixer module */ | |
37 | #define UP_DOWN_MIXER_MAX_COEFF 6 | |
38 | ||
4cd9899f HS |
39 | #define MODULE_MAX_IN_PINS 8 |
40 | #define MODULE_MAX_OUT_PINS 8 | |
41 | ||
23db472b JK |
42 | enum skl_channel_index { |
43 | SKL_CHANNEL_LEFT = 0, | |
44 | SKL_CHANNEL_RIGHT = 1, | |
45 | SKL_CHANNEL_CENTER = 2, | |
46 | SKL_CHANNEL_LEFT_SURROUND = 3, | |
47 | SKL_CHANNEL_CENTER_SURROUND = 3, | |
48 | SKL_CHANNEL_RIGHT_SURROUND = 4, | |
49 | SKL_CHANNEL_LFE = 7, | |
50 | SKL_CHANNEL_INVALID = 0xF, | |
51 | }; | |
52 | ||
53 | enum skl_bitdepth { | |
54 | SKL_DEPTH_8BIT = 8, | |
55 | SKL_DEPTH_16BIT = 16, | |
56 | SKL_DEPTH_24BIT = 24, | |
57 | SKL_DEPTH_32BIT = 32, | |
58 | SKL_DEPTH_INVALID | |
59 | }; | |
60 | ||
23db472b JK |
61 | |
62 | enum skl_s_freq { | |
63 | SKL_FS_8000 = 8000, | |
64 | SKL_FS_11025 = 11025, | |
65 | SKL_FS_12000 = 12000, | |
66 | SKL_FS_16000 = 16000, | |
67 | SKL_FS_22050 = 22050, | |
68 | SKL_FS_24000 = 24000, | |
69 | SKL_FS_32000 = 32000, | |
70 | SKL_FS_44100 = 44100, | |
71 | SKL_FS_48000 = 48000, | |
72 | SKL_FS_64000 = 64000, | |
73 | SKL_FS_88200 = 88200, | |
74 | SKL_FS_96000 = 96000, | |
75 | SKL_FS_128000 = 128000, | |
76 | SKL_FS_176400 = 176400, | |
77 | SKL_FS_192000 = 192000, | |
78 | SKL_FS_INVALID | |
79 | }; | |
80 | ||
81 | enum skl_widget_type { | |
82 | SKL_WIDGET_VMIXER = 1, | |
83 | SKL_WIDGET_MIXER = 2, | |
84 | SKL_WIDGET_PGA = 3, | |
85 | SKL_WIDGET_MUX = 4 | |
86 | }; | |
87 | ||
88 | struct skl_audio_data_format { | |
89 | enum skl_s_freq s_freq; | |
90 | enum skl_bitdepth bit_depth; | |
91 | u32 channel_map; | |
92 | enum skl_ch_cfg ch_cfg; | |
93 | enum skl_interleaving interleaving; | |
94 | u8 number_of_channels; | |
95 | u8 valid_bit_depth; | |
96 | u8 sample_type; | |
97 | u8 reserved[1]; | |
98 | } __packed; | |
99 | ||
100 | struct skl_base_cfg { | |
101 | u32 cps; | |
102 | u32 ibs; | |
103 | u32 obs; | |
104 | u32 is_pages; | |
105 | struct skl_audio_data_format audio_fmt; | |
106 | }; | |
107 | ||
108 | struct skl_cpr_gtw_cfg { | |
109 | u32 node_id; | |
110 | u32 dma_buffer_size; | |
111 | u32 config_length; | |
112 | /* not mandatory; required only for DMIC/I2S */ | |
113 | u32 config_data[1]; | |
114 | } __packed; | |
115 | ||
c115fa5e D |
116 | struct skl_i2s_config_blob { |
117 | u32 gateway_attrib; | |
118 | u32 tdm_ts_group[8]; | |
119 | u32 ssc0; | |
120 | u32 ssc1; | |
121 | u32 sscto; | |
122 | u32 sspsp; | |
123 | u32 sstsa; | |
124 | u32 ssrsa; | |
125 | u32 ssc2; | |
126 | u32 sspsp2; | |
127 | u32 ssc3; | |
128 | u32 ssioc; | |
129 | u32 mdivc; | |
130 | u32 mdivr; | |
131 | } __packed; | |
132 | ||
133 | struct skl_dma_control { | |
134 | u32 node_id; | |
135 | u32 config_length; | |
136 | u32 config_data[1]; | |
137 | } __packed; | |
138 | ||
23db472b JK |
139 | struct skl_cpr_cfg { |
140 | struct skl_base_cfg base_cfg; | |
141 | struct skl_audio_data_format out_fmt; | |
142 | u32 cpr_feature_mask; | |
143 | struct skl_cpr_gtw_cfg gtw_cfg; | |
144 | } __packed; | |
145 | ||
a0ffe48b HS |
146 | |
147 | struct skl_src_module_cfg { | |
148 | struct skl_base_cfg base_cfg; | |
149 | enum skl_s_freq src_cfg; | |
150 | } __packed; | |
151 | ||
4e10996b JK |
152 | struct notification_mask { |
153 | u32 notify; | |
154 | u32 enable; | |
155 | } __packed; | |
156 | ||
a0ffe48b HS |
157 | struct skl_up_down_mixer_cfg { |
158 | struct skl_base_cfg base_cfg; | |
159 | enum skl_ch_cfg out_ch_cfg; | |
160 | /* This should be set to 1 if user coefficients are required */ | |
161 | u32 coeff_sel; | |
162 | /* Pass the user coeff in this array */ | |
163 | s32 coeff[UP_DOWN_MIXER_MAX_COEFF]; | |
164 | } __packed; | |
165 | ||
399b210b JK |
166 | struct skl_algo_cfg { |
167 | struct skl_base_cfg base_cfg; | |
168 | char params[0]; | |
169 | } __packed; | |
170 | ||
fd18110f D |
171 | struct skl_base_outfmt_cfg { |
172 | struct skl_base_cfg base_cfg; | |
173 | struct skl_audio_data_format out_fmt; | |
174 | } __packed; | |
175 | ||
23db472b JK |
176 | enum skl_dma_type { |
177 | SKL_DMA_HDA_HOST_OUTPUT_CLASS = 0, | |
178 | SKL_DMA_HDA_HOST_INPUT_CLASS = 1, | |
179 | SKL_DMA_HDA_HOST_INOUT_CLASS = 2, | |
180 | SKL_DMA_HDA_LINK_OUTPUT_CLASS = 8, | |
181 | SKL_DMA_HDA_LINK_INPUT_CLASS = 9, | |
182 | SKL_DMA_HDA_LINK_INOUT_CLASS = 0xA, | |
183 | SKL_DMA_DMIC_LINK_INPUT_CLASS = 0xB, | |
184 | SKL_DMA_I2S_LINK_OUTPUT_CLASS = 0xC, | |
185 | SKL_DMA_I2S_LINK_INPUT_CLASS = 0xD, | |
186 | }; | |
187 | ||
188 | union skl_ssp_dma_node { | |
189 | u8 val; | |
190 | struct { | |
d7b18813 | 191 | u8 time_slot_index:4; |
23db472b JK |
192 | u8 i2s_instance:4; |
193 | } dma_node; | |
194 | }; | |
195 | ||
196 | union skl_connector_node_id { | |
197 | u32 val; | |
198 | struct { | |
199 | u32 vindex:8; | |
200 | u32 dma_type:4; | |
201 | u32 rsvd:20; | |
202 | } node; | |
203 | }; | |
204 | ||
205 | struct skl_module_fmt { | |
206 | u32 channels; | |
207 | u32 s_freq; | |
208 | u32 bit_depth; | |
209 | u32 valid_bit_depth; | |
210 | u32 ch_cfg; | |
4cd9899f HS |
211 | u32 interleaving_style; |
212 | u32 sample_type; | |
213 | u32 ch_map; | |
23db472b JK |
214 | }; |
215 | ||
4f745708 JK |
216 | struct skl_module_cfg; |
217 | ||
23db472b JK |
218 | struct skl_module_inst_id { |
219 | u32 module_id; | |
220 | u32 instance_id; | |
221 | }; | |
222 | ||
4f745708 JK |
223 | enum skl_module_pin_state { |
224 | SKL_PIN_UNBIND = 0, | |
225 | SKL_PIN_BIND_DONE = 1, | |
226 | }; | |
227 | ||
23db472b JK |
228 | struct skl_module_pin { |
229 | struct skl_module_inst_id id; | |
23db472b JK |
230 | bool is_dynamic; |
231 | bool in_use; | |
4f745708 JK |
232 | enum skl_module_pin_state pin_state; |
233 | struct skl_module_cfg *tgt_mcfg; | |
23db472b JK |
234 | }; |
235 | ||
236 | struct skl_specific_cfg { | |
4ced1827 | 237 | u32 set_params; |
abb74003 | 238 | u32 param_id; |
23db472b JK |
239 | u32 caps_size; |
240 | u32 *caps; | |
241 | }; | |
242 | ||
243 | enum skl_pipe_state { | |
244 | SKL_PIPE_INVALID = 0, | |
245 | SKL_PIPE_CREATED = 1, | |
246 | SKL_PIPE_PAUSED = 2, | |
247 | SKL_PIPE_STARTED = 3 | |
248 | }; | |
249 | ||
250 | struct skl_pipe_module { | |
251 | struct snd_soc_dapm_widget *w; | |
252 | struct list_head node; | |
253 | }; | |
254 | ||
255 | struct skl_pipe_params { | |
256 | u8 host_dma_id; | |
257 | u8 link_dma_id; | |
258 | u32 ch; | |
259 | u32 s_freq; | |
260 | u32 s_fmt; | |
261 | u8 linktype; | |
262 | int stream; | |
263 | }; | |
264 | ||
265 | struct skl_pipe { | |
266 | u8 ppl_id; | |
267 | u8 pipe_priority; | |
268 | u16 conn_type; | |
269 | u32 memory_pages; | |
270 | struct skl_pipe_params *p_params; | |
271 | enum skl_pipe_state state; | |
272 | struct list_head w_list; | |
273 | }; | |
274 | ||
275 | enum skl_module_state { | |
276 | SKL_MODULE_UNINIT = 0, | |
277 | SKL_MODULE_INIT_DONE = 1, | |
278 | SKL_MODULE_LOADED = 2, | |
279 | SKL_MODULE_UNLOADED = 3, | |
280 | SKL_MODULE_BIND_DONE = 4 | |
281 | }; | |
282 | ||
283 | struct skl_module_cfg { | |
65aecfa8 | 284 | char guid[SKL_UUID_STR_SZ]; |
23db472b | 285 | struct skl_module_inst_id id; |
04afbbbb | 286 | u8 domain; |
4cd9899f HS |
287 | bool homogenous_inputs; |
288 | bool homogenous_outputs; | |
289 | struct skl_module_fmt in_fmt[MODULE_MAX_IN_PINS]; | |
290 | struct skl_module_fmt out_fmt[MODULE_MAX_OUT_PINS]; | |
23db472b JK |
291 | u8 max_in_queue; |
292 | u8 max_out_queue; | |
293 | u8 in_queue_mask; | |
294 | u8 out_queue_mask; | |
295 | u8 in_queue; | |
296 | u8 out_queue; | |
297 | u32 mcps; | |
298 | u32 ibs; | |
299 | u32 obs; | |
300 | u8 is_loadable; | |
301 | u8 core_id; | |
302 | u8 dev_type; | |
303 | u8 dma_id; | |
304 | u8 time_slot; | |
305 | u32 params_fixup; | |
306 | u32 converter; | |
307 | u32 vbus_id; | |
b18c458d | 308 | u32 mem_pages; |
23db472b JK |
309 | struct skl_module_pin *m_in_pin; |
310 | struct skl_module_pin *m_out_pin; | |
311 | enum skl_module_type m_type; | |
312 | enum skl_hw_conn_type hw_conn_type; | |
313 | enum skl_module_state m_state; | |
314 | struct skl_pipe *pipe; | |
315 | struct skl_specific_cfg formats_config; | |
316 | }; | |
a0ffe48b | 317 | |
abb74003 JK |
318 | struct skl_algo_data { |
319 | u32 param_id; | |
4ced1827 | 320 | u32 set_params; |
abb74003 JK |
321 | u32 max; |
322 | char *params; | |
323 | }; | |
324 | ||
e4e2d2f4 JK |
325 | struct skl_pipeline { |
326 | struct skl_pipe *pipe; | |
327 | struct list_head node; | |
328 | }; | |
329 | ||
d93f8e55 VK |
330 | static inline struct skl *get_skl_ctx(struct device *dev) |
331 | { | |
332 | struct hdac_ext_bus *ebus = dev_get_drvdata(dev); | |
333 | ||
334 | return ebus_to_skl(ebus); | |
335 | } | |
336 | ||
cfb0a873 VK |
337 | int skl_tplg_be_update_params(struct snd_soc_dai *dai, |
338 | struct skl_pipe_params *params); | |
c115fa5e D |
339 | int skl_dsp_set_dma_control(struct skl_sst *ctx, |
340 | struct skl_module_cfg *mconfig); | |
cfb0a873 VK |
341 | void skl_tplg_set_be_dmic_config(struct snd_soc_dai *dai, |
342 | struct skl_pipe_params *params, int stream); | |
343 | int skl_tplg_init(struct snd_soc_platform *platform, | |
344 | struct hdac_ext_bus *ebus); | |
345 | struct skl_module_cfg *skl_tplg_fe_get_cpr_module( | |
346 | struct snd_soc_dai *dai, int stream); | |
347 | int skl_tplg_update_pipe_params(struct device *dev, | |
348 | struct skl_module_cfg *mconfig, struct skl_pipe_params *params); | |
349 | ||
c9b1e834 JK |
350 | int skl_create_pipeline(struct skl_sst *ctx, struct skl_pipe *pipe); |
351 | ||
352 | int skl_run_pipe(struct skl_sst *ctx, struct skl_pipe *pipe); | |
353 | ||
354 | int skl_pause_pipe(struct skl_sst *ctx, struct skl_pipe *pipe); | |
355 | ||
356 | int skl_delete_pipe(struct skl_sst *ctx, struct skl_pipe *pipe); | |
357 | ||
358 | int skl_stop_pipe(struct skl_sst *ctx, struct skl_pipe *pipe); | |
359 | ||
9939a9c3 | 360 | int skl_init_module(struct skl_sst *ctx, struct skl_module_cfg *module_config); |
beb73b26 JK |
361 | |
362 | int skl_bind_modules(struct skl_sst *ctx, struct skl_module_cfg | |
363 | *src_module, struct skl_module_cfg *dst_module); | |
364 | ||
365 | int skl_unbind_modules(struct skl_sst *ctx, struct skl_module_cfg | |
366 | *src_module, struct skl_module_cfg *dst_module); | |
367 | ||
9939a9c3 JK |
368 | int skl_set_module_params(struct skl_sst *ctx, u32 *params, int size, |
369 | u32 param_id, struct skl_module_cfg *mcfg); | |
7d9f2911 OA |
370 | int skl_get_module_params(struct skl_sst *ctx, u32 *params, int size, |
371 | u32 param_id, struct skl_module_cfg *mcfg); | |
9939a9c3 | 372 | |
718a42b5 D |
373 | struct skl_module_cfg *skl_tplg_be_get_cpr_module(struct snd_soc_dai *dai, |
374 | int stream); | |
23db472b JK |
375 | enum skl_bitdepth skl_get_bit_depth(int params); |
376 | #endif |