projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branches 'asoc/topic/wm8753', 'asoc/topic/wm8770', 'asoc/topic...
[linux-block.git] / sound / soc / codecs / wm9713.c
CommitLineData
83ac08c0
LG		 1/*
2 * wm9713.c -- ALSA Soc WM9713 codec support
3 *
656baaeb 4 * Copyright 2006-10 Wolfson Microelectronics PLC.
d331124d 5 * Author: Liam Girdwood <lrg@slimlogic.co.uk>
83ac08c0
LG		 6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License as published by the
9 * Free Software Foundation; either version 2 of the License, or (at your
10 * option) any later version.
11 *
83ac08c0
LG		 12 * Features:-
13 *
14 * o Support for AC97 Codec, Voice DAC and Aux DAC
15 * o Support for DAPM
16 */
17
18#include <linux/init.h>
5a0e3ad6 19#include <linux/slab.h>
9bd400ca 20#include <linux/mfd/wm97xx.h>
83ac08c0
LG		 21#include <linux/module.h>
22#include <linux/device.h>
700dadfe 23#include <linux/regmap.h>
83ac08c0
LG		 24#include <sound/core.h>
25#include <sound/pcm.h>
26#include <sound/ac97_codec.h>
9bd400ca
RJ		 27#include <sound/ac97/codec.h>
28#include <sound/ac97/compat.h>
83ac08c0
LG		 29#include <sound/initval.h>
30#include <sound/pcm_params.h>
e03a8d2c 31#include <sound/tlv.h>
83ac08c0 32#include <sound/soc.h>
83ac08c0
LG		 33
34#include "wm9713.h"
35
310398f5
LPC		 36#define WM9713_VENDOR_ID 0x574d4c13
37#define WM9713_VENDOR_ID_MASK 0xffffffff
38
83ac08c0 39struct wm9713_priv {
358a8bb5 40 struct snd_ac97 *ac97;
83ac08c0 41 u32 pll_in; /* PLL input frequency */
cf1f2ebe
LPC		 42 unsigned int hp_mixer[2];
43 struct mutex lock;
9bd400ca 44 struct wm97xx_platform_data *mfd_pdata;
83ac08c0
LG		 45};
46
cf1f2ebe
LPC		 47#define HPL_MIXER 0
48#define HPR_MIXER 1
83ac08c0
LG		 49
50static const char *wm9713_mic_mixer[] = {"Stereo", "Mic 1", "Mic 2", "Mute"};
51static const char *wm9713_rec_mux[] = {"Stereo", "Left", "Right", "Mute"};
52static const char *wm9713_rec_src[] =
53 {"Mic 1", "Mic 2", "Line", "Mono In", "Headphone", "Speaker",
54 "Mono Out", "Zh"};
55static const char *wm9713_rec_gain[] = {"+1.5dB Steps", "+0.75dB Steps"};
56static const char *wm9713_alc_select[] = {"None", "Left", "Right", "Stereo"};
a7f0b839 57static const char *wm9713_mono_pga[] = {"Vmid", "Zh", "Mono", "Inv"};
83ac08c0
LG		 58static const char *wm9713_spk_pga[] =
59 {"Vmid", "Zh", "Headphone", "Speaker", "Inv", "Headphone Vmid",
60 "Speaker Vmid", "Inv Vmid"};
61static const char *wm9713_hp_pga[] = {"Vmid", "Zh", "Headphone",
62 "Headphone Vmid"};
63static const char *wm9713_out3_pga[] = {"Vmid", "Zh", "Inv 1", "Inv 1 Vmid"};
64static const char *wm9713_out4_pga[] = {"Vmid", "Zh", "Inv 2", "Inv 2 Vmid"};
65static const char *wm9713_dac_inv[] =
66 {"Off", "Mono", "Speaker", "Left Headphone", "Right Headphone",
67 "Headphone Mono", "NC", "Vmid"};
68static const char *wm9713_bass[] = {"Linear Control", "Adaptive Boost"};
69static const char *wm9713_ng_type[] = {"Constant Gain", "Mute"};
70static const char *wm9713_mic_select[] = {"Mic 1", "Mic 2 A", "Mic 2 B"};
71static const char *wm9713_micb_select[] = {"MPB", "MPA"};
72
73static const struct soc_enum wm9713_enum[] = {
74SOC_ENUM_SINGLE(AC97_LINE, 3, 4, wm9713_mic_mixer), /* record mic mixer 0 */
75SOC_ENUM_SINGLE(AC97_VIDEO, 14, 4, wm9713_rec_mux), /* record mux hp 1 */
76SOC_ENUM_SINGLE(AC97_VIDEO, 9, 4, wm9713_rec_mux), /* record mux mono 2 */
77SOC_ENUM_SINGLE(AC97_VIDEO, 3, 8, wm9713_rec_src), /* record mux left 3 */
78SOC_ENUM_SINGLE(AC97_VIDEO, 0, 8, wm9713_rec_src), /* record mux right 4*/
79SOC_ENUM_DOUBLE(AC97_CD, 14, 6, 2, wm9713_rec_gain), /* record step size 5 */
80SOC_ENUM_SINGLE(AC97_PCI_SVID, 14, 4, wm9713_alc_select), /* alc source select 6*/
81SOC_ENUM_SINGLE(AC97_REC_GAIN, 14, 4, wm9713_mono_pga), /* mono input select 7 */
82SOC_ENUM_SINGLE(AC97_REC_GAIN, 11, 8, wm9713_spk_pga), /* speaker left input select 8 */
83SOC_ENUM_SINGLE(AC97_REC_GAIN, 8, 8, wm9713_spk_pga), /* speaker right input select 9 */
84SOC_ENUM_SINGLE(AC97_REC_GAIN, 6, 3, wm9713_hp_pga), /* headphone left input 10 */
85SOC_ENUM_SINGLE(AC97_REC_GAIN, 4, 3, wm9713_hp_pga), /* headphone right input 11 */
86SOC_ENUM_SINGLE(AC97_REC_GAIN, 2, 4, wm9713_out3_pga), /* out 3 source 12 */
87SOC_ENUM_SINGLE(AC97_REC_GAIN, 0, 4, wm9713_out4_pga), /* out 4 source 13 */
88SOC_ENUM_SINGLE(AC97_REC_GAIN_MIC, 13, 8, wm9713_dac_inv), /* dac invert 1 14 */
89SOC_ENUM_SINGLE(AC97_REC_GAIN_MIC, 10, 8, wm9713_dac_inv), /* dac invert 2 15 */
90SOC_ENUM_SINGLE(AC97_GENERAL_PURPOSE, 15, 2, wm9713_bass), /* bass control 16 */
91SOC_ENUM_SINGLE(AC97_PCI_SVID, 5, 2, wm9713_ng_type), /* noise gate type 17 */
92SOC_ENUM_SINGLE(AC97_3D_CONTROL, 12, 3, wm9713_mic_select), /* mic selection 18 */
5bc39b50 93SOC_ENUM_SINGLE_VIRT(2, wm9713_micb_select), /* mic selection 19 */
83ac08c0
LG		 94};
95
e03a8d2c
MB		 96static const DECLARE_TLV_DB_SCALE(out_tlv, -4650, 150, 0);
97static const DECLARE_TLV_DB_SCALE(main_tlv, -3450, 150, 0);
98static const DECLARE_TLV_DB_SCALE(misc_tlv, -1500, 300, 0);
5092e76b 99static const DECLARE_TLV_DB_RANGE(mic_tlv,
e03a8d2c 100 0, 2, TLV_DB_SCALE_ITEM(1200, 600, 0),
5092e76b
LPC		 101 3, 3, TLV_DB_SCALE_ITEM(3000, 0, 0)
102);
e03a8d2c 103
83ac08c0 104static const struct snd_kcontrol_new wm9713_snd_ac97_controls[] = {
e03a8d2c 105SOC_DOUBLE_TLV("Speaker Playback Volume", AC97_MASTER, 8, 0, 31, 1, out_tlv),
83ac08c0 106SOC_DOUBLE("Speaker Playback Switch", AC97_MASTER, 15, 7, 1, 1),
e03a8d2c
MB		 107SOC_DOUBLE_TLV("Headphone Playback Volume", AC97_HEADPHONE, 8, 0, 31, 1,
108 out_tlv),
83ac08c0 109SOC_DOUBLE("Headphone Playback Switch", AC97_HEADPHONE, 15, 7, 1, 1),
e03a8d2c
MB		 110SOC_DOUBLE_TLV("Line In Volume", AC97_PC_BEEP, 8, 0, 31, 1, main_tlv),
111SOC_DOUBLE_TLV("PCM Playback Volume", AC97_PHONE, 8, 0, 31, 1, main_tlv),
112SOC_SINGLE_TLV("Mic 1 Volume", AC97_MIC, 8, 31, 1, main_tlv),
113SOC_SINGLE_TLV("Mic 2 Volume", AC97_MIC, 0, 31, 1, main_tlv),
114SOC_SINGLE_TLV("Mic 1 Preamp Volume", AC97_3D_CONTROL, 10, 3, 0, mic_tlv),
115SOC_SINGLE_TLV("Mic 2 Preamp Volume", AC97_3D_CONTROL, 12, 3, 0, mic_tlv),
83ac08c0
LG		 116
117SOC_SINGLE("Mic Boost (+20dB) Switch", AC97_LINE, 5, 1, 0),
118SOC_SINGLE("Mic Headphone Mixer Volume", AC97_LINE, 0, 7, 1),
119
120SOC_SINGLE("Capture Switch", AC97_CD, 15, 1, 1),
121SOC_ENUM("Capture Volume Steps", wm9713_enum[5]),
122SOC_DOUBLE("Capture Volume", AC97_CD, 8, 0, 31, 0),
123SOC_SINGLE("Capture ZC Switch", AC97_CD, 7, 1, 0),
124
e03a8d2c 125SOC_SINGLE_TLV("Capture to Headphone Volume", AC97_VIDEO, 11, 7, 1, misc_tlv),
83ac08c0
LG		 126SOC_SINGLE("Capture to Mono Boost (+20dB) Switch", AC97_VIDEO, 8, 1, 0),
127SOC_SINGLE("Capture ADC Boost (+20dB) Switch", AC97_VIDEO, 6, 1, 0),
128
129SOC_SINGLE("ALC Target Volume", AC97_CODEC_CLASS_REV, 12, 15, 0),
130SOC_SINGLE("ALC Hold Time", AC97_CODEC_CLASS_REV, 8, 15, 0),
13d622b3 131SOC_SINGLE("ALC Decay Time", AC97_CODEC_CLASS_REV, 4, 15, 0),
83ac08c0
LG		 132SOC_SINGLE("ALC Attack Time", AC97_CODEC_CLASS_REV, 0, 15, 0),
133SOC_ENUM("ALC Function", wm9713_enum[6]),
134SOC_SINGLE("ALC Max Volume", AC97_PCI_SVID, 11, 7, 0),
135SOC_SINGLE("ALC ZC Timeout", AC97_PCI_SVID, 9, 3, 0),
136SOC_SINGLE("ALC ZC Switch", AC97_PCI_SVID, 8, 1, 0),
137SOC_SINGLE("ALC NG Switch", AC97_PCI_SVID, 7, 1, 0),
138SOC_ENUM("ALC NG Type", wm9713_enum[17]),
139SOC_SINGLE("ALC NG Threshold", AC97_PCI_SVID, 0, 31, 0),
140
141SOC_DOUBLE("Speaker Playback ZC Switch", AC97_MASTER, 14, 6, 1, 0),
142SOC_DOUBLE("Headphone Playback ZC Switch", AC97_HEADPHONE, 14, 6, 1, 0),
143
144SOC_SINGLE("Out4 Playback Switch", AC97_MASTER_MONO, 15, 1, 1),
145SOC_SINGLE("Out4 Playback ZC Switch", AC97_MASTER_MONO, 14, 1, 0),
e03a8d2c 146SOC_SINGLE_TLV("Out4 Playback Volume", AC97_MASTER_MONO, 8, 31, 1, out_tlv),
83ac08c0
LG		 147
148SOC_SINGLE("Out3 Playback Switch", AC97_MASTER_MONO, 7, 1, 1),
149SOC_SINGLE("Out3 Playback ZC Switch", AC97_MASTER_MONO, 6, 1, 0),
e03a8d2c 150SOC_SINGLE_TLV("Out3 Playback Volume", AC97_MASTER_MONO, 0, 31, 1, out_tlv),
83ac08c0 151
e03a8d2c 152SOC_SINGLE_TLV("Mono Capture Volume", AC97_MASTER_TONE, 8, 31, 1, main_tlv),
83ac08c0
LG		 153SOC_SINGLE("Mono Playback Switch", AC97_MASTER_TONE, 7, 1, 1),
154SOC_SINGLE("Mono Playback ZC Switch", AC97_MASTER_TONE, 6, 1, 0),
e03a8d2c 155SOC_SINGLE_TLV("Mono Playback Volume", AC97_MASTER_TONE, 0, 31, 1, out_tlv),
83ac08c0 156
e03a8d2c
MB		 157SOC_SINGLE_TLV("Headphone Mixer Beep Playback Volume", AC97_AUX, 12, 7, 1,
158 misc_tlv),
159SOC_SINGLE_TLV("Speaker Mixer Beep Playback Volume", AC97_AUX, 8, 7, 1,
160 misc_tlv),
161SOC_SINGLE_TLV("Mono Mixer Beep Playback Volume", AC97_AUX, 4, 7, 1, misc_tlv),
83ac08c0 162
e03a8d2c
MB		 163SOC_SINGLE_TLV("Voice Playback Headphone Volume", AC97_PCM, 12, 7, 1,
164 misc_tlv),
83ac08c0
LG		 165SOC_SINGLE("Voice Playback Master Volume", AC97_PCM, 8, 7, 1),
166SOC_SINGLE("Voice Playback Mono Volume", AC97_PCM, 4, 7, 1),
167
e03a8d2c
MB		 168SOC_SINGLE_TLV("Headphone Mixer Aux Playback Volume", AC97_REC_SEL, 12, 7, 1,
169 misc_tlv),
170
171SOC_SINGLE_TLV("Speaker Mixer Voice Playback Volume", AC97_PCM, 8, 7, 1,
172 misc_tlv),
173SOC_SINGLE_TLV("Speaker Mixer Aux Playback Volume", AC97_REC_SEL, 8, 7, 1,
174 misc_tlv),
175
176SOC_SINGLE_TLV("Mono Mixer Voice Playback Volume", AC97_PCM, 4, 7, 1,
177 misc_tlv),
178SOC_SINGLE_TLV("Mono Mixer Aux Playback Volume", AC97_REC_SEL, 4, 7, 1,
179 misc_tlv),
180
83ac08c0
LG		 181SOC_SINGLE("Aux Playback Headphone Volume", AC97_REC_SEL, 12, 7, 1),
182SOC_SINGLE("Aux Playback Master Volume", AC97_REC_SEL, 8, 7, 1),
83ac08c0
LG		 183
184SOC_ENUM("Bass Control", wm9713_enum[16]),
185SOC_SINGLE("Bass Cut-off Switch", AC97_GENERAL_PURPOSE, 12, 1, 1),
186SOC_SINGLE("Tone Cut-off Switch", AC97_GENERAL_PURPOSE, 4, 1, 1),
187SOC_SINGLE("Playback Attenuate (-6dB) Switch", AC97_GENERAL_PURPOSE, 6, 1, 0),
188SOC_SINGLE("Bass Volume", AC97_GENERAL_PURPOSE, 8, 15, 1),
189SOC_SINGLE("Tone Volume", AC97_GENERAL_PURPOSE, 0, 15, 1),
190
191SOC_SINGLE("3D Upper Cut-off Switch", AC97_REC_GAIN_MIC, 5, 1, 0),
192SOC_SINGLE("3D Lower Cut-off Switch", AC97_REC_GAIN_MIC, 4, 1, 0),
193SOC_SINGLE("3D Depth", AC97_REC_GAIN_MIC, 0, 15, 1),
194};
195
6bbcb459
MB		 196static int wm9713_voice_shutdown(struct snd_soc_dapm_widget *w,
197 struct snd_kcontrol *kcontrol, int event)
198{
8ea99bc6 199 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
6bbcb459 200
fb2e3e70
TI		 201 if (WARN_ON(event != SND_SOC_DAPM_PRE_PMD))
202 return -EINVAL;
6bbcb459
MB		 203
204 /* Gracefully shut down the voice interface. */
8ea99bc6 205 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0f00, 0x0200);
6bbcb459 206 schedule_timeout_interruptible(msecs_to_jiffies(1));
8ea99bc6
KM		 207 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0f00, 0x0f00);
208 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0x1000, 0x1000);
6bbcb459
MB		 209
210 return 0;
211}
212
cf1f2ebe
LPC		 213static const unsigned int wm9713_mixer_mute_regs[] = {
214 AC97_PC_BEEP,
215 AC97_MASTER_TONE,
216 AC97_PHONE,
217 AC97_REC_SEL,
218 AC97_PCM,
219 AC97_AUX,
220};
6bbcb459 221
83ac08c0
LG		 222/* We have to create a fake left and right HP mixers because
223 * the codec only has a single control that is shared by both channels.
224 * This makes it impossible to determine the audio path using the current
225 * register map, thus we add a new (virtual) register to help determine the
226 * audio route within the device.
227 */
cf1f2ebe
LPC		 228static int wm9713_hp_mixer_put(struct snd_kcontrol *kcontrol,
229 struct snd_ctl_elem_value *ucontrol)
83ac08c0 230{
cf1f2ebe 231 struct snd_soc_dapm_context *dapm = snd_soc_dapm_kcontrol_dapm(kcontrol);
8ea99bc6
KM		 232 struct snd_soc_component *component = snd_soc_dapm_to_component(dapm);
233 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
87a8b286 234 unsigned int val = ucontrol->value.integer.value[0];
cf1f2ebe
LPC		 235 struct soc_mixer_control *mc =
236 (struct soc_mixer_control *)kcontrol->private_value;
237 unsigned int mixer, mask, shift, old;
e411b0b5 238 struct snd_soc_dapm_update update = { 0 };
cf1f2ebe
LPC		 239 bool change;
240
241 mixer = mc->shift >> 8;
242 shift = mc->shift & 0xff;
243 mask = (1 << shift);
244
245 mutex_lock(&wm9713->lock);
246 old = wm9713->hp_mixer[mixer];
87a8b286 247 if (ucontrol->value.integer.value[0])
cf1f2ebe 248 wm9713->hp_mixer[mixer] |= mask;
83ac08c0 249 else
cf1f2ebe
LPC		 250 wm9713->hp_mixer[mixer] &= ~mask;
251
252 change = old != wm9713->hp_mixer[mixer];
253 if (change) {
254 update.kcontrol = kcontrol;
255 update.reg = wm9713_mixer_mute_regs[shift];
256 update.mask = 0x8000;
257 if ((wm9713->hp_mixer[0] & mask) ||
258 (wm9713->hp_mixer[1] & mask))
259 update.val = 0x0;
260 else
261 update.val = 0x8000;
262
263 snd_soc_dapm_mixer_update_power(dapm, kcontrol, val,
264 &update);
265 }
83ac08c0 266
cf1f2ebe 267 mutex_unlock(&wm9713->lock);
83ac08c0 268
cf1f2ebe
LPC		 269 return change;
270}
83ac08c0 271
cf1f2ebe
LPC		 272static int wm9713_hp_mixer_get(struct snd_kcontrol *kcontrol,
273 struct snd_ctl_elem_value *ucontrol)
274{
275 struct snd_soc_dapm_context *dapm = snd_soc_dapm_kcontrol_dapm(kcontrol);
8ea99bc6
KM		 276 struct snd_soc_component *component = snd_soc_dapm_to_component(dapm);
277 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
cf1f2ebe
LPC		 278 struct soc_mixer_control *mc =
279 (struct soc_mixer_control *)kcontrol->private_value;
280 unsigned int mixer, shift;
83ac08c0 281
cf1f2ebe
LPC		 282 mixer = mc->shift >> 8;
283 shift = mc->shift & 0xff;
83ac08c0 284
87a8b286 285 ucontrol->value.integer.value[0] =
cf1f2ebe 286 (wm9713->hp_mixer[mixer] >> shift) & 1;
83ac08c0
LG		 287
288 return 0;
289}
290
cf1f2ebe
LPC		 291#define WM9713_HP_MIXER_CTRL(xname, xmixer, xshift) { \
292 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
293 .info = snd_soc_info_volsw, \
294 .get = wm9713_hp_mixer_get, .put = wm9713_hp_mixer_put, \
295 .private_value = SOC_DOUBLE_VALUE(SND_SOC_NOPM, \
296 xshift, xmixer, 1, 0, 0) \
297}
298
83ac08c0
LG		 299/* Left Headphone Mixers */
300static const struct snd_kcontrol_new wm9713_hpl_mixer_controls[] = {
cf1f2ebe
LPC		 301WM9713_HP_MIXER_CTRL("Beep Playback Switch", HPL_MIXER, 5),
302WM9713_HP_MIXER_CTRL("Voice Playback Switch", HPL_MIXER, 4),
303WM9713_HP_MIXER_CTRL("Aux Playback Switch", HPL_MIXER, 3),
304WM9713_HP_MIXER_CTRL("PCM Playback Switch", HPL_MIXER, 2),
305WM9713_HP_MIXER_CTRL("MonoIn Playback Switch", HPL_MIXER, 1),
306WM9713_HP_MIXER_CTRL("Bypass Playback Switch", HPL_MIXER, 0),
83ac08c0
LG		 307};
308
309/* Right Headphone Mixers */
310static const struct snd_kcontrol_new wm9713_hpr_mixer_controls[] = {
cf1f2ebe
LPC		 311WM9713_HP_MIXER_CTRL("Beep Playback Switch", HPR_MIXER, 5),
312WM9713_HP_MIXER_CTRL("Voice Playback Switch", HPR_MIXER, 4),
313WM9713_HP_MIXER_CTRL("Aux Playback Switch", HPR_MIXER, 3),
314WM9713_HP_MIXER_CTRL("PCM Playback Switch", HPR_MIXER, 2),
315WM9713_HP_MIXER_CTRL("MonoIn Playback Switch", HPR_MIXER, 1),
316WM9713_HP_MIXER_CTRL("Bypass Playback Switch", HPR_MIXER, 0),
83ac08c0
LG		 317};
318
319/* headphone capture mux */
320static const struct snd_kcontrol_new wm9713_hp_rec_mux_controls =
321SOC_DAPM_ENUM("Route", wm9713_enum[1]);
322
323/* headphone mic mux */
324static const struct snd_kcontrol_new wm9713_hp_mic_mux_controls =
325SOC_DAPM_ENUM("Route", wm9713_enum[0]);
326
327/* Speaker Mixer */
328static const struct snd_kcontrol_new wm9713_speaker_mixer_controls[] = {
d355c82a 329SOC_DAPM_SINGLE("Beep Playback Switch", AC97_AUX, 11, 1, 1),
83ac08c0
LG		 330SOC_DAPM_SINGLE("Voice Playback Switch", AC97_PCM, 11, 1, 1),
331SOC_DAPM_SINGLE("Aux Playback Switch", AC97_REC_SEL, 11, 1, 1),
332SOC_DAPM_SINGLE("PCM Playback Switch", AC97_PHONE, 14, 1, 1),
333SOC_DAPM_SINGLE("MonoIn Playback Switch", AC97_MASTER_TONE, 14, 1, 1),
334SOC_DAPM_SINGLE("Bypass Playback Switch", AC97_PC_BEEP, 14, 1, 1),
335};
336
337/* Mono Mixer */
338static const struct snd_kcontrol_new wm9713_mono_mixer_controls[] = {
d355c82a 339SOC_DAPM_SINGLE("Beep Playback Switch", AC97_AUX, 7, 1, 1),
83ac08c0
LG		 340SOC_DAPM_SINGLE("Voice Playback Switch", AC97_PCM, 7, 1, 1),
341SOC_DAPM_SINGLE("Aux Playback Switch", AC97_REC_SEL, 7, 1, 1),
342SOC_DAPM_SINGLE("PCM Playback Switch", AC97_PHONE, 13, 1, 1),
343SOC_DAPM_SINGLE("MonoIn Playback Switch", AC97_MASTER_TONE, 13, 1, 1),
344SOC_DAPM_SINGLE("Bypass Playback Switch", AC97_PC_BEEP, 13, 1, 1),
345SOC_DAPM_SINGLE("Mic 1 Sidetone Switch", AC97_LINE, 7, 1, 1),
346SOC_DAPM_SINGLE("Mic 2 Sidetone Switch", AC97_LINE, 6, 1, 1),
347};
348
349/* mono mic mux */
350static const struct snd_kcontrol_new wm9713_mono_mic_mux_controls =
351SOC_DAPM_ENUM("Route", wm9713_enum[2]);
352
353/* mono output mux */
354static const struct snd_kcontrol_new wm9713_mono_mux_controls =
355SOC_DAPM_ENUM("Route", wm9713_enum[7]);
356
357/* speaker left output mux */
358static const struct snd_kcontrol_new wm9713_hp_spkl_mux_controls =
359SOC_DAPM_ENUM("Route", wm9713_enum[8]);
360
361/* speaker right output mux */
362static const struct snd_kcontrol_new wm9713_hp_spkr_mux_controls =
363SOC_DAPM_ENUM("Route", wm9713_enum[9]);
364
365/* headphone left output mux */
366static const struct snd_kcontrol_new wm9713_hpl_out_mux_controls =
367SOC_DAPM_ENUM("Route", wm9713_enum[10]);
368
369/* headphone right output mux */
370static const struct snd_kcontrol_new wm9713_hpr_out_mux_controls =
371SOC_DAPM_ENUM("Route", wm9713_enum[11]);
372
373/* Out3 mux */
374static const struct snd_kcontrol_new wm9713_out3_mux_controls =
375SOC_DAPM_ENUM("Route", wm9713_enum[12]);
376
377/* Out4 mux */
378static const struct snd_kcontrol_new wm9713_out4_mux_controls =
379SOC_DAPM_ENUM("Route", wm9713_enum[13]);
380
381/* DAC inv mux 1 */
382static const struct snd_kcontrol_new wm9713_dac_inv1_mux_controls =
383SOC_DAPM_ENUM("Route", wm9713_enum[14]);
384
385/* DAC inv mux 2 */
386static const struct snd_kcontrol_new wm9713_dac_inv2_mux_controls =
387SOC_DAPM_ENUM("Route", wm9713_enum[15]);
388
389/* Capture source left */
390static const struct snd_kcontrol_new wm9713_rec_srcl_mux_controls =
391SOC_DAPM_ENUM("Route", wm9713_enum[3]);
392
393/* Capture source right */
394static const struct snd_kcontrol_new wm9713_rec_srcr_mux_controls =
395SOC_DAPM_ENUM("Route", wm9713_enum[4]);
396
397/* mic source */
398static const struct snd_kcontrol_new wm9713_mic_sel_mux_controls =
399SOC_DAPM_ENUM("Route", wm9713_enum[18]);
400
401/* mic source B virtual control */
402static const struct snd_kcontrol_new wm9713_micb_sel_mux_controls =
403SOC_DAPM_ENUM("Route", wm9713_enum[19]);
404
405static const struct snd_soc_dapm_widget wm9713_dapm_widgets[] = {
406SND_SOC_DAPM_MUX("Capture Headphone Mux", SND_SOC_NOPM, 0, 0,
407 &wm9713_hp_rec_mux_controls),
408SND_SOC_DAPM_MUX("Sidetone Mux", SND_SOC_NOPM, 0, 0,
409 &wm9713_hp_mic_mux_controls),
410SND_SOC_DAPM_MUX("Capture Mono Mux", SND_SOC_NOPM, 0, 0,
411 &wm9713_mono_mic_mux_controls),
412SND_SOC_DAPM_MUX("Mono Out Mux", SND_SOC_NOPM, 0, 0,
413 &wm9713_mono_mux_controls),
414SND_SOC_DAPM_MUX("Left Speaker Out Mux", SND_SOC_NOPM, 0, 0,
415 &wm9713_hp_spkl_mux_controls),
416SND_SOC_DAPM_MUX("Right Speaker Out Mux", SND_SOC_NOPM, 0, 0,
417 &wm9713_hp_spkr_mux_controls),
418SND_SOC_DAPM_MUX("Left Headphone Out Mux", SND_SOC_NOPM, 0, 0,
419 &wm9713_hpl_out_mux_controls),
420SND_SOC_DAPM_MUX("Right Headphone Out Mux", SND_SOC_NOPM, 0, 0,
421 &wm9713_hpr_out_mux_controls),
422SND_SOC_DAPM_MUX("Out 3 Mux", SND_SOC_NOPM, 0, 0,
423 &wm9713_out3_mux_controls),
424SND_SOC_DAPM_MUX("Out 4 Mux", SND_SOC_NOPM, 0, 0,
425 &wm9713_out4_mux_controls),
426SND_SOC_DAPM_MUX("DAC Inv Mux 1", SND_SOC_NOPM, 0, 0,
427 &wm9713_dac_inv1_mux_controls),
428SND_SOC_DAPM_MUX("DAC Inv Mux 2", SND_SOC_NOPM, 0, 0,
429 &wm9713_dac_inv2_mux_controls),
430SND_SOC_DAPM_MUX("Left Capture Source", SND_SOC_NOPM, 0, 0,
431 &wm9713_rec_srcl_mux_controls),
432SND_SOC_DAPM_MUX("Right Capture Source", SND_SOC_NOPM, 0, 0,
433 &wm9713_rec_srcr_mux_controls),
434SND_SOC_DAPM_MUX("Mic A Source", SND_SOC_NOPM, 0, 0,
435 &wm9713_mic_sel_mux_controls),
436SND_SOC_DAPM_MUX("Mic B Source", SND_SOC_NOPM, 0, 0,
437 &wm9713_micb_sel_mux_controls),
cf1f2ebe
LPC		 438SND_SOC_DAPM_MIXER("Left HP Mixer", AC97_EXTENDED_MID, 3, 1,
439 &wm9713_hpl_mixer_controls[0], ARRAY_SIZE(wm9713_hpl_mixer_controls)),
440SND_SOC_DAPM_MIXER("Right HP Mixer", AC97_EXTENDED_MID, 2, 1,
441 &wm9713_hpr_mixer_controls[0], ARRAY_SIZE(wm9713_hpr_mixer_controls)),
83ac08c0
LG		 442SND_SOC_DAPM_MIXER("Mono Mixer", AC97_EXTENDED_MID, 0, 1,
443 &wm9713_mono_mixer_controls[0], ARRAY_SIZE(wm9713_mono_mixer_controls)),
444SND_SOC_DAPM_MIXER("Speaker Mixer", AC97_EXTENDED_MID, 1, 1,
445 &wm9713_speaker_mixer_controls[0],
446 ARRAY_SIZE(wm9713_speaker_mixer_controls)),
447SND_SOC_DAPM_DAC("Left DAC", "Left HiFi Playback", AC97_EXTENDED_MID, 7, 1),
448SND_SOC_DAPM_DAC("Right DAC", "Right HiFi Playback", AC97_EXTENDED_MID, 6, 1),
449SND_SOC_DAPM_MIXER("AC97 Mixer", SND_SOC_NOPM, 0, 0, NULL, 0),
450SND_SOC_DAPM_MIXER("HP Mixer", SND_SOC_NOPM, 0, 0, NULL, 0),
451SND_SOC_DAPM_MIXER("Line Mixer", SND_SOC_NOPM, 0, 0, NULL, 0),
452SND_SOC_DAPM_MIXER("Capture Mixer", SND_SOC_NOPM, 0, 0, NULL, 0),
6bbcb459
MB		 453SND_SOC_DAPM_DAC_E("Voice DAC", "Voice Playback", AC97_EXTENDED_MID, 12, 1,
454 wm9713_voice_shutdown, SND_SOC_DAPM_PRE_PMD),
83ac08c0 455SND_SOC_DAPM_DAC("Aux DAC", "Aux Playback", AC97_EXTENDED_MID, 11, 1),
ccbc301e
MB		 456SND_SOC_DAPM_PGA("Left ADC", AC97_EXTENDED_MID, 5, 1, NULL, 0),
457SND_SOC_DAPM_PGA("Right ADC", AC97_EXTENDED_MID, 4, 1, NULL, 0),
458SND_SOC_DAPM_ADC("Left HiFi ADC", "Left HiFi Capture", SND_SOC_NOPM, 0, 0),
459SND_SOC_DAPM_ADC("Right HiFi ADC", "Right HiFi Capture", SND_SOC_NOPM, 0, 0),
460SND_SOC_DAPM_ADC("Left Voice ADC", "Left Voice Capture", SND_SOC_NOPM, 0, 0),
461SND_SOC_DAPM_ADC("Right Voice ADC", "Right Voice Capture", SND_SOC_NOPM, 0, 0),
83ac08c0
LG		 462SND_SOC_DAPM_PGA("Left Headphone", AC97_EXTENDED_MSTATUS, 10, 1, NULL, 0),
463SND_SOC_DAPM_PGA("Right Headphone", AC97_EXTENDED_MSTATUS, 9, 1, NULL, 0),
464SND_SOC_DAPM_PGA("Left Speaker", AC97_EXTENDED_MSTATUS, 8, 1, NULL, 0),
465SND_SOC_DAPM_PGA("Right Speaker", AC97_EXTENDED_MSTATUS, 7, 1, NULL, 0),
466SND_SOC_DAPM_PGA("Out 3", AC97_EXTENDED_MSTATUS, 11, 1, NULL, 0),
467SND_SOC_DAPM_PGA("Out 4", AC97_EXTENDED_MSTATUS, 12, 1, NULL, 0),
468SND_SOC_DAPM_PGA("Mono Out", AC97_EXTENDED_MSTATUS, 13, 1, NULL, 0),
469SND_SOC_DAPM_PGA("Left Line In", AC97_EXTENDED_MSTATUS, 6, 1, NULL, 0),
470SND_SOC_DAPM_PGA("Right Line In", AC97_EXTENDED_MSTATUS, 5, 1, NULL, 0),
471SND_SOC_DAPM_PGA("Mono In", AC97_EXTENDED_MSTATUS, 4, 1, NULL, 0),
472SND_SOC_DAPM_PGA("Mic A PGA", AC97_EXTENDED_MSTATUS, 3, 1, NULL, 0),
473SND_SOC_DAPM_PGA("Mic B PGA", AC97_EXTENDED_MSTATUS, 2, 1, NULL, 0),
474SND_SOC_DAPM_PGA("Mic A Pre Amp", AC97_EXTENDED_MSTATUS, 1, 1, NULL, 0),
475SND_SOC_DAPM_PGA("Mic B Pre Amp", AC97_EXTENDED_MSTATUS, 0, 1, NULL, 0),
476SND_SOC_DAPM_MICBIAS("Mic Bias", AC97_EXTENDED_MSTATUS, 14, 1),
477SND_SOC_DAPM_OUTPUT("MONO"),
478SND_SOC_DAPM_OUTPUT("HPL"),
479SND_SOC_DAPM_OUTPUT("HPR"),
480SND_SOC_DAPM_OUTPUT("SPKL"),
481SND_SOC_DAPM_OUTPUT("SPKR"),
482SND_SOC_DAPM_OUTPUT("OUT3"),
483SND_SOC_DAPM_OUTPUT("OUT4"),
484SND_SOC_DAPM_INPUT("LINEL"),
485SND_SOC_DAPM_INPUT("LINER"),
486SND_SOC_DAPM_INPUT("MONOIN"),
487SND_SOC_DAPM_INPUT("PCBEEP"),
488SND_SOC_DAPM_INPUT("MIC1"),
489SND_SOC_DAPM_INPUT("MIC2A"),
490SND_SOC_DAPM_INPUT("MIC2B"),
491SND_SOC_DAPM_VMID("VMID"),
492};
493
7ad7dd12 494static const struct snd_soc_dapm_route wm9713_audio_map[] = {
83ac08c0 495 /* left HP mixer */
d355c82a 496 {"Left HP Mixer", "Beep Playback Switch", "PCBEEP"},
83ac08c0
LG		 497 {"Left HP Mixer", "Voice Playback Switch", "Voice DAC"},
498 {"Left HP Mixer", "Aux Playback Switch", "Aux DAC"},
499 {"Left HP Mixer", "Bypass Playback Switch", "Left Line In"},
500 {"Left HP Mixer", "PCM Playback Switch", "Left DAC"},
501 {"Left HP Mixer", "MonoIn Playback Switch", "Mono In"},
502 {"Left HP Mixer", NULL, "Capture Headphone Mux"},
503
504 /* right HP mixer */
d355c82a 505 {"Right HP Mixer", "Beep Playback Switch", "PCBEEP"},
83ac08c0
LG		 506 {"Right HP Mixer", "Voice Playback Switch", "Voice DAC"},
507 {"Right HP Mixer", "Aux Playback Switch", "Aux DAC"},
508 {"Right HP Mixer", "Bypass Playback Switch", "Right Line In"},
509 {"Right HP Mixer", "PCM Playback Switch", "Right DAC"},
510 {"Right HP Mixer", "MonoIn Playback Switch", "Mono In"},
511 {"Right HP Mixer", NULL, "Capture Headphone Mux"},
512
513 /* virtual mixer - mixes left & right channels for spk and mono */
514 {"AC97 Mixer", NULL, "Left DAC"},
515 {"AC97 Mixer", NULL, "Right DAC"},
516 {"Line Mixer", NULL, "Right Line In"},
517 {"Line Mixer", NULL, "Left Line In"},
518 {"HP Mixer", NULL, "Left HP Mixer"},
519 {"HP Mixer", NULL, "Right HP Mixer"},
520 {"Capture Mixer", NULL, "Left Capture Source"},
521 {"Capture Mixer", NULL, "Right Capture Source"},
522
523 /* speaker mixer */
d355c82a 524 {"Speaker Mixer", "Beep Playback Switch", "PCBEEP"},
83ac08c0
LG		 525 {"Speaker Mixer", "Voice Playback Switch", "Voice DAC"},
526 {"Speaker Mixer", "Aux Playback Switch", "Aux DAC"},
527 {"Speaker Mixer", "Bypass Playback Switch", "Line Mixer"},
528 {"Speaker Mixer", "PCM Playback Switch", "AC97 Mixer"},
529 {"Speaker Mixer", "MonoIn Playback Switch", "Mono In"},
530
531 /* mono mixer */
d355c82a 532 {"Mono Mixer", "Beep Playback Switch", "PCBEEP"},
83ac08c0
LG		 533 {"Mono Mixer", "Voice Playback Switch", "Voice DAC"},
534 {"Mono Mixer", "Aux Playback Switch", "Aux DAC"},
535 {"Mono Mixer", "Bypass Playback Switch", "Line Mixer"},
536 {"Mono Mixer", "PCM Playback Switch", "AC97 Mixer"},
c0bbf48d
RJ		 537 {"Mono Mixer", "Mic 1 Sidetone Switch", "Mic A PGA"},
538 {"Mono Mixer", "Mic 2 Sidetone Switch", "Mic B PGA"},
83ac08c0
LG		 539 {"Mono Mixer", NULL, "Capture Mono Mux"},
540
541 /* DAC inv mux 1 */
542 {"DAC Inv Mux 1", "Mono", "Mono Mixer"},
543 {"DAC Inv Mux 1", "Speaker", "Speaker Mixer"},
544 {"DAC Inv Mux 1", "Left Headphone", "Left HP Mixer"},
545 {"DAC Inv Mux 1", "Right Headphone", "Right HP Mixer"},
546 {"DAC Inv Mux 1", "Headphone Mono", "HP Mixer"},
547
548 /* DAC inv mux 2 */
549 {"DAC Inv Mux 2", "Mono", "Mono Mixer"},
550 {"DAC Inv Mux 2", "Speaker", "Speaker Mixer"},
551 {"DAC Inv Mux 2", "Left Headphone", "Left HP Mixer"},
552 {"DAC Inv Mux 2", "Right Headphone", "Right HP Mixer"},
553 {"DAC Inv Mux 2", "Headphone Mono", "HP Mixer"},
554
555 /* headphone left mux */
556 {"Left Headphone Out Mux", "Headphone", "Left HP Mixer"},
557
558 /* headphone right mux */
559 {"Right Headphone Out Mux", "Headphone", "Right HP Mixer"},
560
561 /* speaker left mux */
562 {"Left Speaker Out Mux", "Headphone", "Left HP Mixer"},
563 {"Left Speaker Out Mux", "Speaker", "Speaker Mixer"},
564 {"Left Speaker Out Mux", "Inv", "DAC Inv Mux 1"},
565
566 /* speaker right mux */
567 {"Right Speaker Out Mux", "Headphone", "Right HP Mixer"},
568 {"Right Speaker Out Mux", "Speaker", "Speaker Mixer"},
569 {"Right Speaker Out Mux", "Inv", "DAC Inv Mux 2"},
570
571 /* mono mux */
572 {"Mono Out Mux", "Mono", "Mono Mixer"},
573 {"Mono Out Mux", "Inv", "DAC Inv Mux 1"},
574
575 /* out 3 mux */
576 {"Out 3 Mux", "Inv 1", "DAC Inv Mux 1"},
577
578 /* out 4 mux */
579 {"Out 4 Mux", "Inv 2", "DAC Inv Mux 2"},
580
581 /* output pga */
582 {"HPL", NULL, "Left Headphone"},
583 {"Left Headphone", NULL, "Left Headphone Out Mux"},
584 {"HPR", NULL, "Right Headphone"},
585 {"Right Headphone", NULL, "Right Headphone Out Mux"},
586 {"OUT3", NULL, "Out 3"},
587 {"Out 3", NULL, "Out 3 Mux"},
588 {"OUT4", NULL, "Out 4"},
589 {"Out 4", NULL, "Out 4 Mux"},
590 {"SPKL", NULL, "Left Speaker"},
591 {"Left Speaker", NULL, "Left Speaker Out Mux"},
592 {"SPKR", NULL, "Right Speaker"},
593 {"Right Speaker", NULL, "Right Speaker Out Mux"},
594 {"MONO", NULL, "Mono Out"},
595 {"Mono Out", NULL, "Mono Out Mux"},
596
597 /* input pga */
598 {"Left Line In", NULL, "LINEL"},
599 {"Right Line In", NULL, "LINER"},
600 {"Mono In", NULL, "MONOIN"},
601 {"Mic A PGA", NULL, "Mic A Pre Amp"},
602 {"Mic B PGA", NULL, "Mic B Pre Amp"},
603
604 /* left capture select */
605 {"Left Capture Source", "Mic 1", "Mic A Pre Amp"},
606 {"Left Capture Source", "Mic 2", "Mic B Pre Amp"},
607 {"Left Capture Source", "Line", "LINEL"},
608 {"Left Capture Source", "Mono In", "MONOIN"},
609 {"Left Capture Source", "Headphone", "Left HP Mixer"},
610 {"Left Capture Source", "Speaker", "Speaker Mixer"},
611 {"Left Capture Source", "Mono Out", "Mono Mixer"},
612
613 /* right capture select */
614 {"Right Capture Source", "Mic 1", "Mic A Pre Amp"},
615 {"Right Capture Source", "Mic 2", "Mic B Pre Amp"},
616 {"Right Capture Source", "Line", "LINER"},
617 {"Right Capture Source", "Mono In", "MONOIN"},
618 {"Right Capture Source", "Headphone", "Right HP Mixer"},
619 {"Right Capture Source", "Speaker", "Speaker Mixer"},
620 {"Right Capture Source", "Mono Out", "Mono Mixer"},
621
622 /* left ADC */
623 {"Left ADC", NULL, "Left Capture Source"},
ccbc301e
MB		 624 {"Left Voice ADC", NULL, "Left ADC"},
625 {"Left HiFi ADC", NULL, "Left ADC"},
83ac08c0
LG		 626
627 /* right ADC */
628 {"Right ADC", NULL, "Right Capture Source"},
ccbc301e
MB		 629 {"Right Voice ADC", NULL, "Right ADC"},
630 {"Right HiFi ADC", NULL, "Right ADC"},
83ac08c0
LG		 631
632 /* mic */
633 {"Mic A Pre Amp", NULL, "Mic A Source"},
634 {"Mic A Source", "Mic 1", "MIC1"},
635 {"Mic A Source", "Mic 2 A", "MIC2A"},
636 {"Mic A Source", "Mic 2 B", "Mic B Source"},
637 {"Mic B Pre Amp", "MPB", "Mic B Source"},
638 {"Mic B Source", NULL, "MIC2B"},
639
640 /* headphone capture */
641 {"Capture Headphone Mux", "Stereo", "Capture Mixer"},
642 {"Capture Headphone Mux", "Left", "Left Capture Source"},
643 {"Capture Headphone Mux", "Right", "Right Capture Source"},
644
645 /* mono capture */
646 {"Capture Mono Mux", "Stereo", "Capture Mixer"},
647 {"Capture Mono Mux", "Left", "Left Capture Source"},
648 {"Capture Mono Mux", "Right", "Right Capture Source"},
83ac08c0
LG		 649};
650
700dadfe 651static bool wm9713_readable_reg(struct device *dev, unsigned int reg)
83ac08c0 652{
700dadfe
RJ		 653 switch (reg) {
654 case AC97_RESET ... AC97_PCM_SURR_DAC_RATE:
655 case AC97_PCM_LR_ADC_RATE:
656 case AC97_CENTER_LFE_MASTER:
657 case AC97_SPDIF ... AC97_LINE1_LEVEL:
658 case AC97_GPIO_CFG ... 0x5c:
659 case AC97_CODEC_CLASS_REV ... AC97_PCI_SID:
660 case 0x74 ... AC97_VENDOR_ID2:
661 return true;
662 default:
663 return false;
83ac08c0
LG		 664 }
665}
666
700dadfe 667static bool wm9713_writeable_reg(struct device *dev, unsigned int reg)
83ac08c0 668{
700dadfe
RJ		 669 switch (reg) {
670 case AC97_VENDOR_ID1:
671 case AC97_VENDOR_ID2:
672 return false;
673 default:
674 return wm9713_readable_reg(dev, reg);
675 }
676}
358a8bb5 677
700dadfe
RJ		 678static const struct reg_default wm9713_reg_defaults[] = {
679 { 0x02, 0x8080 }, /* Speaker Output Volume */
680 { 0x04, 0x8080 }, /* Headphone Output Volume */
681 { 0x06, 0x8080 }, /* Out3/OUT4 Volume */
682 { 0x08, 0xc880 }, /* Mono Volume */
683 { 0x0a, 0xe808 }, /* LINEIN Volume */
684 { 0x0c, 0xe808 }, /* DAC PGA Volume */
685 { 0x0e, 0x0808 }, /* MIC PGA Volume */
686 { 0x10, 0x00da }, /* MIC Routing Control */
687 { 0x12, 0x8000 }, /* Record PGA Volume */
688 { 0x14, 0xd600 }, /* Record Routing */
689 { 0x16, 0xaaa0 }, /* PCBEEP Volume */
690 { 0x18, 0xaaa0 }, /* VxDAC Volume */
691 { 0x1a, 0xaaa0 }, /* AUXDAC Volume */
692 { 0x1c, 0x0000 }, /* Output PGA Mux */
693 { 0x1e, 0x0000 }, /* DAC 3D control */
694 { 0x20, 0x0f0f }, /* DAC Tone Control*/
695 { 0x22, 0x0040 }, /* MIC Input Select & Bias */
696 { 0x24, 0x0000 }, /* Output Volume Mapping & Jack */
697 { 0x26, 0x7f00 }, /* Powerdown Ctrl/Stat*/
698 { 0x28, 0x0405 }, /* Extended Audio ID */
699 { 0x2a, 0x0410 }, /* Extended Audio Start/Ctrl */
700 { 0x2c, 0xbb80 }, /* Audio DACs Sample Rate */
701 { 0x2e, 0xbb80 }, /* AUXDAC Sample Rate */
702 { 0x32, 0xbb80 }, /* Audio ADCs Sample Rate */
703 { 0x36, 0x4523 }, /* PCM codec control */
704 { 0x3a, 0x2000 }, /* SPDIF control */
705 { 0x3c, 0xfdff }, /* Powerdown 1 */
706 { 0x3e, 0xffff }, /* Powerdown 2 */
707 { 0x40, 0x0000 }, /* General Purpose */
708 { 0x42, 0x0000 }, /* Fast Power-Up Control */
709 { 0x44, 0x0080 }, /* MCLK/PLL Control */
710 { 0x46, 0x0000 }, /* MCLK/PLL Control */
711 { 0x4c, 0xfffe }, /* GPIO Pin Configuration */
712 { 0x4e, 0xffff }, /* GPIO Pin Polarity / Type */
713 { 0x50, 0x0000 }, /* GPIO Pin Sticky */
714 { 0x52, 0x0000 }, /* GPIO Pin Wake-Up */
715 /* GPIO Pin Status */
716 { 0x56, 0xfffe }, /* GPIO Pin Sharing */
717 { 0x58, 0x4000 }, /* GPIO PullUp/PullDown */
718 { 0x5a, 0x0000 }, /* Additional Functions 1 */
719 { 0x5c, 0x0000 }, /* Additional Functions 2 */
720 { 0x60, 0xb032 }, /* ALC Control */
721 { 0x62, 0x3e00 }, /* ALC / Noise Gate Control */
722 { 0x64, 0x0000 }, /* AUXDAC input control */
723 { 0x74, 0x0000 }, /* Digitiser Reg 1 */
724 { 0x76, 0x0006 }, /* Digitiser Reg 2 */
725 { 0x78, 0x0001 }, /* Digitiser Reg 3 */
726 { 0x7a, 0x0000 }, /* Digitiser Read Back */
727};
83ac08c0 728
700dadfe
RJ		 729static const struct regmap_config wm9713_regmap_config = {
730 .reg_bits = 16,
731 .reg_stride = 2,
732 .val_bits = 16,
733 .max_register = 0x7e,
734 .cache_type = REGCACHE_RBTREE,
735
736 .reg_defaults = wm9713_reg_defaults,
737 .num_reg_defaults = ARRAY_SIZE(wm9713_reg_defaults),
738 .volatile_reg = regmap_ac97_default_volatile,
739 .readable_reg = wm9713_readable_reg,
740 .writeable_reg = wm9713_writeable_reg,
741};
83ac08c0
LG		 742
743/* PLL divisors */
744struct _pll_div {
745 u32 divsel:1;
746 u32 divctl:1;
747 u32 lf:1;
748 u32 n:4;
749 u32 k:24;
750};
751
752/* The size in bits of the PLL divide multiplied by 10
753 * to allow rounding later */
754#define FIXED_PLL_SIZE ((1 << 22) * 10)
755
8ea99bc6 756static void pll_factors(struct snd_soc_component *component,
a6c2b07f 757 struct _pll_div *pll_div, unsigned int source)
83ac08c0
LG		 758{
759 u64 Kpart;
760 unsigned int K, Ndiv, Nmod, target;
761
762 /* The the PLL output is always 98.304MHz. */
763 target = 98304000;
764
765 /* If the input frequency is over 14.4MHz then scale it down. */
766 if (source > 14400000) {
767 source >>= 1;
768 pll_div->divsel = 1;
769
770 if (source > 14400000) {
771 source >>= 1;
772 pll_div->divctl = 1;
773 } else
774 pll_div->divctl = 0;
775
776 } else {
777 pll_div->divsel = 0;
778 pll_div->divctl = 0;
779 }
780
781 /* Low frequency sources require an additional divide in the
782 * loop.
783 */
784 if (source < 8192000) {
785 pll_div->lf = 1;
786 target >>= 2;
787 } else
788 pll_div->lf = 0;
789
790 Ndiv = target / source;
791 if ((Ndiv < 5) || (Ndiv > 12))
8ea99bc6 792 dev_warn(component->dev,
449bd54d 793 "WM9713 PLL N value %u out of recommended range!\n",
83ac08c0
LG		 794 Ndiv);
795
796 pll_div->n = Ndiv;
797 Nmod = target % source;
798 Kpart = FIXED_PLL_SIZE * (long long)Nmod;
799
800 do_div(Kpart, source);
801
802 K = Kpart & 0xFFFFFFFF;
803
804 /* Check if we need to round */
805 if ((K % 10) >= 5)
806 K += 5;
807
808 /* Move down to proper range now rounding is done */
809 K /= 10;
810
811 pll_div->k = K;
812}
813
814/**
815 * Please note that changing the PLL input frequency may require
816 * resynchronisation with the AC97 controller.
817 */
8ea99bc6 818static int wm9713_set_pll(struct snd_soc_component *component,
83ac08c0
LG		 819 int pll_id, unsigned int freq_in, unsigned int freq_out)
820{
8ea99bc6 821 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
83ac08c0
LG		 822 u16 reg, reg2;
823 struct _pll_div pll_div;
824
825 /* turn PLL off ? */
c42f69bb 826 if (freq_in == 0) {
83ac08c0 827 /* disable PLL power and select ext source */
8ea99bc6
KM		 828 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0080, 0x0080);
829 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0x0200, 0x0200);
c42f69bb 830 wm9713->pll_in = 0;
83ac08c0
LG		 831 return 0;
832 }
833
8ea99bc6 834 pll_factors(component, &pll_div, freq_in);
83ac08c0
LG		 835
836 if (pll_div.k == 0) {
837 reg = (pll_div.n << 12) | (pll_div.lf << 11) |
838 (pll_div.divsel << 9) | (pll_div.divctl << 8);
8ea99bc6 839 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 840 } else {
841 /* write the fractional k to the reg 0x46 pages */
842 reg2 = (pll_div.n << 12) | (pll_div.lf << 11) | (1 << 10) |
843 (pll_div.divsel << 9) | (pll_div.divctl << 8);
844
845 /* K [21:20] */
846 reg = reg2 | (0x5 << 4) | (pll_div.k >> 20);
8ea99bc6 847 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 848
849 /* K [19:16] */
850 reg = reg2 | (0x4 << 4) | ((pll_div.k >> 16) & 0xf);
8ea99bc6 851 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 852
853 /* K [15:12] */
854 reg = reg2 | (0x3 << 4) | ((pll_div.k >> 12) & 0xf);
8ea99bc6 855 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 856
857 /* K [11:8] */
858 reg = reg2 | (0x2 << 4) | ((pll_div.k >> 8) & 0xf);
8ea99bc6 859 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 860
861 /* K [7:4] */
862 reg = reg2 | (0x1 << 4) | ((pll_div.k >> 4) & 0xf);
8ea99bc6 863 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 864
865 reg = reg2 | (0x0 << 4) | (pll_div.k & 0xf); /* K [3:0] */
8ea99bc6 866 snd_soc_component_write(component, AC97_LINE1_LEVEL, reg);
83ac08c0
LG		 867 }
868
869 /* turn PLL on and select as source */
8ea99bc6
KM		 870 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0x0200, 0x0000);
871 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0080, 0x0000);
83ac08c0
LG		 872 wm9713->pll_in = freq_in;
873
874 /* wait 10ms AC97 link frames for the link to stabilise */
875 schedule_timeout_interruptible(msecs_to_jiffies(10));
876 return 0;
877}
878
85488037
MB		 879static int wm9713_set_dai_pll(struct snd_soc_dai *codec_dai, int pll_id,
880 int source, unsigned int freq_in, unsigned int freq_out)
83ac08c0 881{
8ea99bc6
KM		 882 struct snd_soc_component *component = codec_dai->component;
883 return wm9713_set_pll(component, pll_id, freq_in, freq_out);
83ac08c0
LG		 884}
885
886/*
887 * Tristate the PCM DAI lines, tristate can be disabled by calling
888 * wm9713_set_dai_fmt()
889 */
e550e17f 890static int wm9713_set_dai_tristate(struct snd_soc_dai *codec_dai,
83ac08c0
LG		 891 int tristate)
892{
8ea99bc6 893 struct snd_soc_component *component = codec_dai->component;
83ac08c0
LG		 894
895 if (tristate)
8ea99bc6 896 snd_soc_component_update_bits(component, AC97_CENTER_LFE_MASTER,
fa1a51f3 897 0x6000, 0x0000);
83ac08c0
LG		 898
899 return 0;
900}
901
902/*
903 * Configure WM9713 clock dividers.
904 * Voice DAC needs 256 FS
905 */
e550e17f 906static int wm9713_set_dai_clkdiv(struct snd_soc_dai *codec_dai,
83ac08c0
LG		 907 int div_id, int div)
908{
8ea99bc6 909 struct snd_soc_component *component = codec_dai->component;
83ac08c0
LG		 910
911 switch (div_id) {
912 case WM9713_PCMCLK_DIV:
8ea99bc6 913 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0f00, div);
83ac08c0
LG		 914 break;
915 case WM9713_CLKA_MULT:
8ea99bc6 916 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0002, div);
83ac08c0
LG		 917 break;
918 case WM9713_CLKB_MULT:
8ea99bc6 919 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x0004, div);
83ac08c0
LG		 920 break;
921 case WM9713_HIFI_DIV:
8ea99bc6 922 snd_soc_component_update_bits(component, AC97_HANDSET_RATE, 0x7000, div);
83ac08c0
LG		 923 break;
924 case WM9713_PCMBCLK_DIV:
8ea99bc6 925 snd_soc_component_update_bits(component, AC97_CENTER_LFE_MASTER, 0x0e00, div);
83ac08c0
LG		 926 break;
927 case WM9713_PCMCLK_PLL_DIV:
8ea99bc6 928 snd_soc_component_update_bits(component, AC97_LINE1_LEVEL,
fa1a51f3 929 0x007f, div | 0x60);
83ac08c0
LG		 930 break;
931 case WM9713_HIFI_PLL_DIV:
8ea99bc6 932 snd_soc_component_update_bits(component, AC97_LINE1_LEVEL,
fa1a51f3 933 0x007f, div | 0x70);
83ac08c0
LG		 934 break;
935 default:
936 return -EINVAL;
937 }
938
939 return 0;
940}
941
e550e17f 942static int wm9713_set_dai_fmt(struct snd_soc_dai *codec_dai,
83ac08c0
LG		 943 unsigned int fmt)
944{
8ea99bc6
KM		 945 struct snd_soc_component *component = codec_dai->component;
946 u16 gpio = snd_soc_component_read32(component, AC97_GPIO_CFG) & 0xffc5;
83ac08c0
LG		 947 u16 reg = 0x8000;
948
949 /* clock masters */
950 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
951 case SND_SOC_DAIFMT_CBM_CFM:
952 reg |= 0x4000;
953 gpio |= 0x0010;
954 break;
955 case SND_SOC_DAIFMT_CBM_CFS:
956 reg |= 0x6000;
957 gpio |= 0x0018;
958 break;
959 case SND_SOC_DAIFMT_CBS_CFS:
d133b0ce 960 reg |= 0x2000;
83ac08c0
LG		 961 gpio |= 0x001a;
962 break;
963 case SND_SOC_DAIFMT_CBS_CFM:
964 gpio |= 0x0012;
965 break;
966 }
967
968 /* clock inversion */
969 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
970 case SND_SOC_DAIFMT_IB_IF:
971 reg |= 0x00c0;
972 break;
973 case SND_SOC_DAIFMT_IB_NF:
974 reg |= 0x0080;
975 break;
976 case SND_SOC_DAIFMT_NB_IF:
977 reg |= 0x0040;
978 break;
979 }
980
981 /* DAI format */
982 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
983 case SND_SOC_DAIFMT_I2S:
984 reg |= 0x0002;
985 break;
986 case SND_SOC_DAIFMT_RIGHT_J:
987 break;
988 case SND_SOC_DAIFMT_LEFT_J:
989 reg |= 0x0001;
990 break;
991 case SND_SOC_DAIFMT_DSP_A:
992 reg |= 0x0003;
993 break;
994 case SND_SOC_DAIFMT_DSP_B:
995 reg |= 0x0043;
996 break;
997 }
998
8ea99bc6
KM		 999 snd_soc_component_write(component, AC97_GPIO_CFG, gpio);
1000 snd_soc_component_write(component, AC97_CENTER_LFE_MASTER, reg);
83ac08c0
LG		 1001 return 0;
1002}
1003
1004static int wm9713_pcm_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB		 1005 struct snd_pcm_hw_params *params,
1006 struct snd_soc_dai *dai)
83ac08c0 1007{
8ea99bc6 1008 struct snd_soc_component *component = dai->component;
83ac08c0 1009
fa1a51f3 1010 /* enable PCM interface in master mode */
563fe71f
MB		 1011 switch (params_width(params)) {
1012 case 16:
83ac08c0 1013 break;
563fe71f 1014 case 20:
8ea99bc6 1015 snd_soc_component_update_bits(component, AC97_CENTER_LFE_MASTER,
fa1a51f3 1016 0x000c, 0x0004);
83ac08c0 1017 break;
563fe71f 1018 case 24:
8ea99bc6 1019 snd_soc_component_update_bits(component, AC97_CENTER_LFE_MASTER,
fa1a51f3 1020 0x000c, 0x0008);
83ac08c0 1021 break;
563fe71f 1022 case 32:
8ea99bc6 1023 snd_soc_component_update_bits(component, AC97_CENTER_LFE_MASTER,
fa1a51f3 1024 0x000c, 0x000c);
83ac08c0
LG		 1025 break;
1026 }
83ac08c0
LG		 1027 return 0;
1028}
1029
dee89c4d
MB		 1030static int ac97_hifi_prepare(struct snd_pcm_substream *substream,
1031 struct snd_soc_dai *dai)
83ac08c0 1032{
8ea99bc6 1033 struct snd_soc_component *component = dai->component;
83ac08c0 1034 struct snd_pcm_runtime *runtime = substream->runtime;
83ac08c0 1035 int reg;
83ac08c0 1036
8ea99bc6 1037 snd_soc_component_update_bits(component, AC97_EXTENDED_STATUS, 0x0001, 0x0001);
83ac08c0
LG		 1038
1039 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
1040 reg = AC97_PCM_FRONT_DAC_RATE;
1041 else
1042 reg = AC97_PCM_LR_ADC_RATE;
1043
8ea99bc6 1044 return snd_soc_component_write(component, reg, runtime->rate);
83ac08c0
LG		 1045}
1046
dee89c4d
MB		 1047static int ac97_aux_prepare(struct snd_pcm_substream *substream,
1048 struct snd_soc_dai *dai)
83ac08c0 1049{
8ea99bc6 1050 struct snd_soc_component *component = dai->component;
83ac08c0 1051 struct snd_pcm_runtime *runtime = substream->runtime;
83ac08c0 1052
8ea99bc6
KM		 1053 snd_soc_component_update_bits(component, AC97_EXTENDED_STATUS, 0x0001, 0x0001);
1054 snd_soc_component_update_bits(component, AC97_PCI_SID, 0x8000, 0x8000);
83ac08c0
LG		 1055
1056 if (substream->stream != SNDRV_PCM_STREAM_PLAYBACK)
1057 return -ENODEV;
1058
8ea99bc6 1059 return snd_soc_component_write(component, AC97_PCM_SURR_DAC_RATE, runtime->rate);
83ac08c0
LG		 1060}
1061
5415552d
MB		 1062#define WM9713_RATES (SNDRV_PCM_RATE_8000 | \
1063 SNDRV_PCM_RATE_11025 | \
1064 SNDRV_PCM_RATE_22050 | \
1065 SNDRV_PCM_RATE_44100 | \
1066 SNDRV_PCM_RATE_48000)
1067
1068#define WM9713_PCM_RATES (SNDRV_PCM_RATE_8000 | \
1069 SNDRV_PCM_RATE_11025 | \
1070 SNDRV_PCM_RATE_16000 | \
1071 SNDRV_PCM_RATE_22050 | \
1072 SNDRV_PCM_RATE_44100 | \
1073 SNDRV_PCM_RATE_48000)
83ac08c0
LG		 1074
1075#define WM9713_PCM_FORMATS \
e712bfca
MS		 1076 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1077 SNDRV_PCM_FMTBIT_S24_LE)
83ac08c0 1078
85e7652d 1079static const struct snd_soc_dai_ops wm9713_dai_ops_hifi = {
6335d055
EM		 1080 .prepare = ac97_hifi_prepare,
1081 .set_clkdiv = wm9713_set_dai_clkdiv,
1082 .set_pll = wm9713_set_dai_pll,
1083};
1084
85e7652d 1085static const struct snd_soc_dai_ops wm9713_dai_ops_aux = {
6335d055
EM		 1086 .prepare = ac97_aux_prepare,
1087 .set_clkdiv = wm9713_set_dai_clkdiv,
1088 .set_pll = wm9713_set_dai_pll,
1089};
1090
85e7652d 1091static const struct snd_soc_dai_ops wm9713_dai_ops_voice = {
6335d055 1092 .hw_params = wm9713_pcm_hw_params,
6335d055
EM		 1093 .set_clkdiv = wm9713_set_dai_clkdiv,
1094 .set_pll = wm9713_set_dai_pll,
1095 .set_fmt = wm9713_set_dai_fmt,
1096 .set_tristate = wm9713_set_dai_tristate,
1097};
1098
f0fba2ad 1099static struct snd_soc_dai_driver wm9713_dai[] = {
83ac08c0 1100{
f0fba2ad 1101 .name = "wm9713-hifi",
83ac08c0
LG		 1102 .playback = {
1103 .stream_name = "HiFi Playback",
1104 .channels_min = 1,
1105 .channels_max = 2,
1106 .rates = WM9713_RATES,
33f503c9 1107 .formats = SND_SOC_STD_AC97_FMTS,},
83ac08c0
LG		 1108 .capture = {
1109 .stream_name = "HiFi Capture",
1110 .channels_min = 1,
1111 .channels_max = 2,
1112 .rates = WM9713_RATES,
33f503c9 1113 .formats = SND_SOC_STD_AC97_FMTS,},
6335d055 1114 .ops = &wm9713_dai_ops_hifi,
83ac08c0
LG		 1115 },
1116 {
f0fba2ad 1117 .name = "wm9713-aux",
83ac08c0
LG		 1118 .playback = {
1119 .stream_name = "Aux Playback",
1120 .channels_min = 1,
1121 .channels_max = 1,
1122 .rates = WM9713_RATES,
33f503c9 1123 .formats = SND_SOC_STD_AC97_FMTS,},
6335d055 1124 .ops = &wm9713_dai_ops_aux,
83ac08c0
LG		 1125 },
1126 {
f0fba2ad 1127 .name = "wm9713-voice",
83ac08c0
LG		 1128 .playback = {
1129 .stream_name = "Voice Playback",
1130 .channels_min = 1,
1131 .channels_max = 1,
5415552d 1132 .rates = WM9713_PCM_RATES,
83ac08c0
LG		 1133 .formats = WM9713_PCM_FORMATS,},
1134 .capture = {
1135 .stream_name = "Voice Capture",
1136 .channels_min = 1,
1137 .channels_max = 2,
5415552d 1138 .rates = WM9713_PCM_RATES,
83ac08c0 1139 .formats = WM9713_PCM_FORMATS,},
6335d055 1140 .ops = &wm9713_dai_ops_voice,
f4976116 1141 .symmetric_rates = 1,
83ac08c0
LG		 1142 },
1143};
83ac08c0 1144
8ea99bc6 1145static int wm9713_set_bias_level(struct snd_soc_component *component,
0be9898a 1146 enum snd_soc_bias_level level)
83ac08c0 1147{
0be9898a
MB		 1148 switch (level) {
1149 case SND_SOC_BIAS_ON:
83ac08c0 1150 /* enable thermal shutdown */
8ea99bc6 1151 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0xe400, 0x0000);
83ac08c0 1152 break;
0be9898a 1153 case SND_SOC_BIAS_PREPARE:
83ac08c0 1154 break;
0be9898a 1155 case SND_SOC_BIAS_STANDBY:
83ac08c0 1156 /* enable master bias and vmid */
8ea99bc6
KM		 1157 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0xc400, 0x0000);
1158 snd_soc_component_write(component, AC97_POWERDOWN, 0x0000);
83ac08c0 1159 break;
0be9898a 1160 case SND_SOC_BIAS_OFF:
83ac08c0 1161 /* disable everything including AC link */
8ea99bc6
KM		 1162 snd_soc_component_write(component, AC97_EXTENDED_MID, 0xffff);
1163 snd_soc_component_write(component, AC97_EXTENDED_MSTATUS, 0xffff);
1164 snd_soc_component_write(component, AC97_POWERDOWN, 0xffff);
83ac08c0
LG		 1165 break;
1166 }
83ac08c0
LG		 1167 return 0;
1168}
1169
8ea99bc6 1170static int wm9713_soc_suspend(struct snd_soc_component *component)
83ac08c0 1171{
87b57fe2
MB		 1172 /* Disable everything except touchpanel - that will be handled
1173 * by the touch driver and left disabled if touch is not in
1174 * use. */
8ea99bc6 1175 snd_soc_component_update_bits(component, AC97_EXTENDED_MID, 0x7fff,
fa1a51f3 1176 0x7fff);
8ea99bc6
KM		 1177 snd_soc_component_write(component, AC97_EXTENDED_MSTATUS, 0xffff);
1178 snd_soc_component_write(component, AC97_POWERDOWN, 0x6f00);
1179 snd_soc_component_write(component, AC97_POWERDOWN, 0xffff);
83ac08c0 1180
83ac08c0
LG		 1181 return 0;
1182}
1183
8ea99bc6 1184static int wm9713_soc_resume(struct snd_soc_component *component)
83ac08c0 1185{
8ea99bc6 1186 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
700dadfe 1187 int ret;
83ac08c0 1188
310398f5
LPC		 1189 ret = snd_ac97_reset(wm9713->ac97, true, WM9713_VENDOR_ID,
1190 WM9713_VENDOR_ID_MASK);
a6c2b07f 1191 if (ret < 0)
83ac08c0 1192 return ret;
83ac08c0 1193
8ea99bc6 1194 snd_soc_component_force_bias_level(component, SND_SOC_BIAS_STANDBY);
83ac08c0
LG		 1195
1196 /* do we need to re-start the PLL ? */
c42f69bb 1197 if (wm9713->pll_in)
8ea99bc6 1198 wm9713_set_pll(component, 0, wm9713->pll_in, 0);
83ac08c0
LG		 1199
1200 /* only synchronise the codec if warm reset failed */
1201 if (ret == 0) {
8ea99bc6
KM		 1202 regcache_mark_dirty(component->regmap);
1203 snd_soc_component_cache_sync(component);
83ac08c0
LG		 1204 }
1205
83ac08c0
LG		 1206 return ret;
1207}
1208
8ea99bc6 1209static int wm9713_soc_probe(struct snd_soc_component *component)
83ac08c0 1210{
8ea99bc6 1211 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
9bd400ca 1212 struct regmap *regmap = NULL;
83ac08c0 1213
9bd400ca
RJ		 1214 if (wm9713->mfd_pdata) {
1215 wm9713->ac97 = wm9713->mfd_pdata->ac97;
1216 regmap = wm9713->mfd_pdata->regmap;
1217 } else {
1218#ifdef CONFIG_SND_SOC_AC97_BUS
8ea99bc6 1219 wm9713->ac97 = snd_soc_new_ac97_component(component, WM9713_VENDOR_ID,
9bd400ca
RJ		 1220 WM9713_VENDOR_ID_MASK);
1221 if (IS_ERR(wm9713->ac97))
1222 return PTR_ERR(wm9713->ac97);
1223 regmap = regmap_init_ac97(wm9713->ac97, &wm9713_regmap_config);
1224 if (IS_ERR(regmap)) {
8ea99bc6 1225 snd_soc_free_ac97_component(wm9713->ac97);
9bd400ca
RJ		 1226 return PTR_ERR(regmap);
1227 }
1228#endif
700dadfe
RJ		 1229 }
1230
8ea99bc6 1231 snd_soc_component_init_regmap(component, regmap);
700dadfe 1232
83ac08c0 1233 /* unmute the adc - move to kcontrol */
8ea99bc6 1234 snd_soc_component_update_bits(component, AC97_CD, 0x7fff, 0x0000);
83ac08c0 1235
83ac08c0 1236 return 0;
83ac08c0
LG		 1237}
1238
8ea99bc6 1239static void wm9713_soc_remove(struct snd_soc_component *component)
83ac08c0 1240{
9bd400ca 1241#ifdef CONFIG_SND_SOC_AC97_BUS
8ea99bc6 1242 struct wm9713_priv *wm9713 = snd_soc_component_get_drvdata(component);
358a8bb5 1243
9bd400ca 1244 if (!wm9713->mfd_pdata) {
8ea99bc6
KM		 1245 snd_soc_component_exit_regmap(component);
1246 snd_soc_free_ac97_component(wm9713->ac97);
9bd400ca
RJ		 1247 }
1248#endif
83ac08c0
LG		 1249}
1250
8ea99bc6
KM		 1251static const struct snd_soc_component_driver soc_component_dev_wm9713 = {
1252 .probe = wm9713_soc_probe,
1253 .remove = wm9713_soc_remove,
1254 .suspend = wm9713_soc_suspend,
1255 .resume = wm9713_soc_resume,
1256 .set_bias_level = wm9713_set_bias_level,
1257 .controls = wm9713_snd_ac97_controls,
1258 .num_controls = ARRAY_SIZE(wm9713_snd_ac97_controls),
1259 .dapm_widgets = wm9713_dapm_widgets,
1260 .num_dapm_widgets = ARRAY_SIZE(wm9713_dapm_widgets),
1261 .dapm_routes = wm9713_audio_map,
1262 .num_dapm_routes = ARRAY_SIZE(wm9713_audio_map),
1263 .idle_bias_on = 1,
1264 .use_pmdown_time = 1,
1265 .endianness = 1,
1266 .non_legacy_dai_naming = 1,
f0fba2ad
LG		 1267};
1268
7a79e94e 1269static int wm9713_probe(struct platform_device *pdev)
f0fba2ad 1270{
5efe89d9
LPC		 1271 struct wm9713_priv *wm9713;
1272
1273 wm9713 = devm_kzalloc(&pdev->dev, sizeof(*wm9713), GFP_KERNEL);
1274 if (wm9713 == NULL)
1275 return -ENOMEM;
1276
cf1f2ebe
LPC		 1277 mutex_init(&wm9713->lock);
1278
9bd400ca 1279 wm9713->mfd_pdata = dev_get_platdata(&pdev->dev);
5efe89d9
LPC		 1280 platform_set_drvdata(pdev, wm9713);
1281
8ea99bc6
KM		 1282 return devm_snd_soc_register_component(&pdev->dev,
1283 &soc_component_dev_wm9713, wm9713_dai, ARRAY_SIZE(wm9713_dai));
f0fba2ad
LG		 1284}
1285
1286static struct platform_driver wm9713_codec_driver = {
1287 .driver = {
1288 .name = "wm9713-codec",
f0fba2ad
LG		 1289 },
1290
1291 .probe = wm9713_probe,
83ac08c0 1292};
f0fba2ad 1293
5bbcc3c0 1294module_platform_driver(wm9713_codec_driver);
83ac08c0
LG		 1295
1296MODULE_DESCRIPTION("ASoC WM9713/WM9714 driver");
1297MODULE_AUTHOR("Liam Girdwood");
1298MODULE_LICENSE("GPL");
Linux 6.x block layer and io_uring tree(s)