projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ASoC: Convert WM8962 to devm_kzalloc()
[linux-2.6-block.git] / sound / soc / codecs / twl4030.c
CommitLineData
cc17557e
SS		 1/*
2 * ALSA SoC TWL4030 codec driver
3 *
4 * Author: Steve Sakoman, <steve@sakoman.com>
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * version 2 as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
18 * 02110-1301 USA
19 *
20 */
21
22#include <linux/module.h>
23#include <linux/moduleparam.h>
24#include <linux/init.h>
25#include <linux/delay.h>
26#include <linux/pm.h>
27#include <linux/i2c.h>
28#include <linux/platform_device.h>
b07682b6 29#include <linux/i2c/twl.h>
5a0e3ad6 30#include <linux/slab.h>
cc17557e
SS		 31#include <sound/core.h>
32#include <sound/pcm.h>
33#include <sound/pcm_params.h>
34#include <sound/soc.h>
cc17557e 35#include <sound/initval.h>
c10b82cf 36#include <sound/tlv.h>
cc17557e 37
f0fba2ad 38/* Register descriptions are here */
57fe7251 39#include <linux/mfd/twl4030-audio.h>
f0fba2ad
LG		 40
41/* Shadow register used by the audio driver */
42#define TWL4030_REG_SW_SHADOW 0x4A
43#define TWL4030_CACHEREGNUM (TWL4030_REG_SW_SHADOW + 1)
44
45/* TWL4030_REG_SW_SHADOW (0x4A) Fields */
46#define TWL4030_HFL_EN 0x01
47#define TWL4030_HFR_EN 0x02
cc17557e
SS		 48
49/*
50 * twl4030 register cache & default register settings
51 */
52static const u8 twl4030_reg[TWL4030_CACHEREGNUM] = {
53 0x00, /* this register not used */
33f92ed4 54 0x00, /* REG_CODEC_MODE (0x1) */
ee4ccac7 55 0x00, /* REG_OPTION (0x2) */
cc17557e
SS		 56 0x00, /* REG_UNKNOWN (0x3) */
57 0x00, /* REG_MICBIAS_CTL (0x4) */
979bb1f4 58 0x00, /* REG_ANAMICL (0x5) */
5920b453
GI		 59 0x00, /* REG_ANAMICR (0x6) */
60 0x00, /* REG_AVADC_CTL (0x7) */
cc17557e
SS		 61 0x00, /* REG_ADCMICSEL (0x8) */
62 0x00, /* REG_DIGMIXING (0x9) */
33f92ed4
PU		 63 0x0f, /* REG_ATXL1PGA (0xA) */
64 0x0f, /* REG_ATXR1PGA (0xB) */
65 0x0f, /* REG_AVTXL2PGA (0xC) */
66 0x0f, /* REG_AVTXR2PGA (0xD) */
c42a59ea 67 0x00, /* REG_AUDIO_IF (0xE) */
cc17557e 68 0x00, /* REG_VOICE_IF (0xF) */
33f92ed4
PU		 69 0x3f, /* REG_ARXR1PGA (0x10) */
70 0x3f, /* REG_ARXL1PGA (0x11) */
71 0x3f, /* REG_ARXR2PGA (0x12) */
72 0x3f, /* REG_ARXL2PGA (0x13) */
73 0x25, /* REG_VRXPGA (0x14) */
cc17557e
SS		 74 0x00, /* REG_VSTPGA (0x15) */
75 0x00, /* REG_VRX2ARXPGA (0x16) */
c8124593 76 0x00, /* REG_AVDAC_CTL (0x17) */
cc17557e 77 0x00, /* REG_ARX2VTXPGA (0x18) */
33f92ed4
PU		 78 0x32, /* REG_ARXL1_APGA_CTL (0x19) */
79 0x32, /* REG_ARXR1_APGA_CTL (0x1A) */
80 0x32, /* REG_ARXL2_APGA_CTL (0x1B) */
81 0x32, /* REG_ARXR2_APGA_CTL (0x1C) */
cc17557e
SS		 82 0x00, /* REG_ATX2ARXPGA (0x1D) */
83 0x00, /* REG_BT_IF (0x1E) */
33f92ed4 84 0x55, /* REG_BTPGA (0x1F) */
cc17557e
SS		 85 0x00, /* REG_BTSTPGA (0x20) */
86 0x00, /* REG_EAR_CTL (0x21) */
e47c796d
PU		 87 0x00, /* REG_HS_SEL (0x22) */
88 0x00, /* REG_HS_GAIN_SET (0x23) */
cc17557e
SS		 89 0x00, /* REG_HS_POPN_SET (0x24) */
90 0x00, /* REG_PREDL_CTL (0x25) */
91 0x00, /* REG_PREDR_CTL (0x26) */
92 0x00, /* REG_PRECKL_CTL (0x27) */
93 0x00, /* REG_PRECKR_CTL (0x28) */
94 0x00, /* REG_HFL_CTL (0x29) */
95 0x00, /* REG_HFR_CTL (0x2A) */
33f92ed4 96 0x05, /* REG_ALC_CTL (0x2B) */
cc17557e
SS		 97 0x00, /* REG_ALC_SET1 (0x2C) */
98 0x00, /* REG_ALC_SET2 (0x2D) */
99 0x00, /* REG_BOOST_CTL (0x2E) */
f8d05bdb 100 0x00, /* REG_SOFTVOL_CTL (0x2F) */
33f92ed4 101 0x13, /* REG_DTMF_FREQSEL (0x30) */
cc17557e
SS		 102 0x00, /* REG_DTMF_TONEXT1H (0x31) */
103 0x00, /* REG_DTMF_TONEXT1L (0x32) */
104 0x00, /* REG_DTMF_TONEXT2H (0x33) */
105 0x00, /* REG_DTMF_TONEXT2L (0x34) */
33f92ed4
PU		 106 0x79, /* REG_DTMF_TONOFF (0x35) */
107 0x11, /* REG_DTMF_WANONOFF (0x36) */
cc17557e
SS		 108 0x00, /* REG_I2S_RX_SCRAMBLE_H (0x37) */
109 0x00, /* REG_I2S_RX_SCRAMBLE_M (0x38) */
110 0x00, /* REG_I2S_RX_SCRAMBLE_L (0x39) */
c8124593 111 0x06, /* REG_APLL_CTL (0x3A) */
cc17557e 112 0x00, /* REG_DTMF_CTL (0x3B) */
33f92ed4
PU		 113 0x44, /* REG_DTMF_PGA_CTL2 (0x3C) */
114 0x69, /* REG_DTMF_PGA_CTL1 (0x3D) */
cc17557e
SS		 115 0x00, /* REG_MISC_SET_1 (0x3E) */
116 0x00, /* REG_PCMBTMUX (0x3F) */
117 0x00, /* not used (0x40) */
118 0x00, /* not used (0x41) */
119 0x00, /* not used (0x42) */
120 0x00, /* REG_RX_PATH_SEL (0x43) */
33f92ed4 121 0x32, /* REG_VDL_APGA_CTL (0x44) */
cc17557e
SS		 122 0x00, /* REG_VIBRA_CTL (0x45) */
123 0x00, /* REG_VIBRA_SET (0x46) */
124 0x00, /* REG_VIBRA_PWM_SET (0x47) */
125 0x00, /* REG_ANAMIC_GAIN (0x48) */
126 0x00, /* REG_MISC_SET_2 (0x49) */
f3b5d300 127 0x00, /* REG_SW_SHADOW (0x4A) - Shadow, non HW register */
cc17557e
SS		 128};
129
7393958f
PU		 130/* codec private data */
131struct twl4030_priv {
7a1fecf5
PU		 132 struct snd_soc_codec codec;
133
7393958f 134 unsigned int codec_powered;
7b4c734e
PU		 135
136 /* reference counts of AIF/APLL users */
2845fa13 137 unsigned int apll_enabled;
7220b9f4
PU		 138
139 struct snd_pcm_substream *master_substream;
140 struct snd_pcm_substream *slave_substream;
6b87a91f
PU		 141
142 unsigned int configured;
143 unsigned int rate;
144 unsigned int sample_bits;
145 unsigned int channels;
6943c92e
PU		 146
147 unsigned int sysclk;
148
c96907f2
PU		 149 /* Output (with associated amp) states */
150 u8 hsl_enabled, hsr_enabled;
151 u8 earpiece_enabled;
152 u8 predrivel_enabled, predriver_enabled;
153 u8 carkitl_enabled, carkitr_enabled;
01ea6ba2
PU		 154
155 /* Delay needed after enabling the digimic interface */
156 unsigned int digimic_delay;
7393958f
PU		 157};
158
cc17557e
SS		 159/*
160 * read twl4030 register cache
161 */
162static inline unsigned int twl4030_read_reg_cache(struct snd_soc_codec *codec,
163 unsigned int reg)
164{
d08664fd 165 u8 *cache = codec->reg_cache;
cc17557e 166
91432e97
IM		 167 if (reg >= TWL4030_CACHEREGNUM)
168 return -EIO;
169
cc17557e
SS		 170 return cache[reg];
171}
172
173/*
174 * write twl4030 register cache
175 */
176static inline void twl4030_write_reg_cache(struct snd_soc_codec *codec,
177 u8 reg, u8 value)
178{
179 u8 *cache = codec->reg_cache;
180
181 if (reg >= TWL4030_CACHEREGNUM)
182 return;
183 cache[reg] = value;
184}
185
186/*
187 * write to the twl4030 register space
188 */
189static int twl4030_write(struct snd_soc_codec *codec,
190 unsigned int reg, unsigned int value)
191{
b2c812e2 192 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
c96907f2
PU		 193 int write_to_reg = 0;
194
cc17557e 195 twl4030_write_reg_cache(codec, reg, value);
c96907f2
PU		 196 if (likely(reg < TWL4030_REG_SW_SHADOW)) {
197 /* Decide if the given register can be written */
198 switch (reg) {
199 case TWL4030_REG_EAR_CTL:
200 if (twl4030->earpiece_enabled)
201 write_to_reg = 1;
202 break;
203 case TWL4030_REG_PREDL_CTL:
204 if (twl4030->predrivel_enabled)
205 write_to_reg = 1;
206 break;
207 case TWL4030_REG_PREDR_CTL:
208 if (twl4030->predriver_enabled)
209 write_to_reg = 1;
210 break;
211 case TWL4030_REG_PRECKL_CTL:
212 if (twl4030->carkitl_enabled)
213 write_to_reg = 1;
214 break;
215 case TWL4030_REG_PRECKR_CTL:
216 if (twl4030->carkitr_enabled)
217 write_to_reg = 1;
218 break;
219 case TWL4030_REG_HS_GAIN_SET:
220 if (twl4030->hsl_enabled || twl4030->hsr_enabled)
221 write_to_reg = 1;
222 break;
223 default:
224 /* All other register can be written */
225 write_to_reg = 1;
226 break;
227 }
228 if (write_to_reg)
229 return twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
230 value, reg);
231 }
232 return 0;
cc17557e
SS		 233}
234
7e6120c5
PU		 235static inline void twl4030_wait_ms(int time)
236{
237 if (time < 60) {
238 time *= 1000;
239 usleep_range(time, time + 500);
240 } else {
241 msleep(time);
242 }
243}
244
db04e2c5 245static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
cc17557e 246{
b2c812e2 247 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7a1fecf5 248 int mode;
cc17557e 249
7393958f
PU		 250 if (enable == twl4030->codec_powered)
251 return;
252
db04e2c5 253 if (enable)
57fe7251 254 mode = twl4030_audio_enable_resource(TWL4030_AUDIO_RES_POWER);
db04e2c5 255 else
57fe7251 256 mode = twl4030_audio_disable_resource(TWL4030_AUDIO_RES_POWER);
cc17557e 257
7a1fecf5
PU		 258 if (mode >= 0) {
259 twl4030_write_reg_cache(codec, TWL4030_REG_CODEC_MODE, mode);
260 twl4030->codec_powered = enable;
261 }
cc17557e
SS		 262
263 /* REVISIT: this delay is present in TI sample drivers */
264 /* but there seems to be no TRM requirement for it */
265 udelay(10);
266}
267
9fdcc0f7 268static inline void twl4030_check_defaults(struct snd_soc_codec *codec)
cc17557e 269{
9fdcc0f7
PU		 270 int i, difference = 0;
271 u8 val;
272
273 dev_dbg(codec->dev, "Checking TWL audio default configuration\n");
274 for (i = 1; i <= TWL4030_REG_MISC_SET_2; i++) {
275 twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &val, i);
276 if (val != twl4030_reg[i]) {
277 difference++;
278 dev_dbg(codec->dev,
279 "Reg 0x%02x: chip: 0x%02x driver: 0x%02x\n",
280 i, val, twl4030_reg[i]);
281 }
282 }
25985edc 283 dev_dbg(codec->dev, "Found %d non-matching registers. %s\n",
9fdcc0f7
PU		 284 difference, difference ? "Not OK" : "OK");
285}
cc17557e 286
a3a29b55
PU		 287static inline void twl4030_reset_registers(struct snd_soc_codec *codec)
288{
289 int i;
cc17557e
SS		 290
291 /* set all audio section registers to reasonable defaults */
292 for (i = TWL4030_REG_OPTION; i <= TWL4030_REG_MISC_SET_2; i++)
68d01955 293 if (i != TWL4030_REG_APLL_CTL)
a3a29b55 294 twl4030_write(codec, i, twl4030_reg[i]);
cc17557e
SS		 295
296}
297
f0fba2ad 298static void twl4030_init_chip(struct snd_soc_codec *codec)
7393958f 299{
4ae6df5e 300 struct twl4030_codec_data *pdata = dev_get_platdata(codec->dev);
b2c812e2 301 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
ee4ccac7
PU		 302 u8 reg, byte;
303 int i = 0;
7393958f 304
9fdcc0f7 305 /* Check defaults, if instructed before anything else */
f0fba2ad 306 if (pdata && pdata->check_defaults)
9fdcc0f7 307 twl4030_check_defaults(codec);
7a1fecf5 308
a3a29b55 309 /* Reset registers, if no setup data or if instructed to do so */
f0fba2ad 310 if (!pdata || (pdata && pdata->reset_registers))
a3a29b55 311 twl4030_reset_registers(codec);
7393958f 312
ee4ccac7 313 /* Refresh APLL_CTL register from HW */
9fdcc0f7 314 twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
ee4ccac7
PU		 315 TWL4030_REG_APLL_CTL);
316 twl4030_write_reg_cache(codec, TWL4030_REG_APLL_CTL, byte);
006f367e 317
ee4ccac7
PU		 318 /* anti-pop when changing analog gain */
319 reg = twl4030_read_reg_cache(codec, TWL4030_REG_MISC_SET_1);
320 twl4030_write(codec, TWL4030_REG_MISC_SET_1,
321 reg | TWL4030_SMOOTH_ANAVOL_EN);
7393958f 322
ee4ccac7
PU		 323 twl4030_write(codec, TWL4030_REG_OPTION,
324 TWL4030_ATXL1_EN | TWL4030_ATXR1_EN |
325 TWL4030_ARXL2_EN | TWL4030_ARXR2_EN);
006f367e 326
3c36cc68
PU		 327 /* REG_ARXR2_APGA_CTL reset according to the TRM: 0dB, DA_EN */
328 twl4030_write(codec, TWL4030_REG_ARXR2_APGA_CTL, 0x32);
329
ee4ccac7 330 /* Machine dependent setup */
f0fba2ad 331 if (!pdata)
7393958f
PU		 332 return;
333
f0fba2ad 334 twl4030->digimic_delay = pdata->digimic_delay;
ee4ccac7
PU		 335
336 reg = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
337 reg &= ~TWL4030_RAMP_DELAY;
f0fba2ad 338 reg |= (pdata->ramp_delay_value << 2);
ee4ccac7 339 twl4030_write_reg_cache(codec, TWL4030_REG_HS_POPN_SET, reg);
006f367e
PU		 340
341 /* initiate offset cancellation */
ee4ccac7
PU		 342 twl4030_codec_enable(codec, 1);
343
344 reg = twl4030_read_reg_cache(codec, TWL4030_REG_ANAMICL);
345 reg &= ~TWL4030_OFFSET_CNCL_SEL;
f0fba2ad 346 reg |= pdata->offset_cncl_path;
006f367e 347 twl4030_write(codec, TWL4030_REG_ANAMICL,
ee4ccac7 348 reg | TWL4030_CNCL_OFFSET_START);
006f367e 349
7e6120c5
PU		 350 /*
351 * Wait for offset cancellation to complete.
352 * Since this takes a while, do not slam the i2c.
353 * Start polling the status after ~20ms.
354 */
355 msleep(20);
006f367e 356 do {
7e6120c5 357 usleep_range(1000, 2000);
fc7b92fc 358 twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
006f367e
PU		 359 TWL4030_REG_ANAMICL);
360 } while ((i++ < 100) &&
361 ((byte & TWL4030_CNCL_OFFSET_START) ==
362 TWL4030_CNCL_OFFSET_START));
363
364 /* Make sure that the reg_cache has the same value as the HW */
365 twl4030_write_reg_cache(codec, TWL4030_REG_ANAMICL, byte);
366
006f367e 367 twl4030_codec_enable(codec, 0);
006f367e
PU		 368}
369
ee4ccac7 370static void twl4030_apll_enable(struct snd_soc_codec *codec, int enable)
006f367e 371{
ee4ccac7
PU		 372 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
373 int status = -1;
374
375 if (enable) {
376 twl4030->apll_enabled++;
377 if (twl4030->apll_enabled == 1)
57fe7251
PU		 378 status = twl4030_audio_enable_resource(
379 TWL4030_AUDIO_RES_APLL);
ee4ccac7
PU		 380 } else {
381 twl4030->apll_enabled--;
382 if (!twl4030->apll_enabled)
57fe7251
PU		 383 status = twl4030_audio_disable_resource(
384 TWL4030_AUDIO_RES_APLL);
ee4ccac7
PU		 385 }
386
387 if (status >= 0)
388 twl4030_write_reg_cache(codec, TWL4030_REG_APLL_CTL, status);
006f367e
PU		 389}
390
5e98a464 391/* Earpiece */
1a787e7a
JS		 392static const struct snd_kcontrol_new twl4030_dapm_earpiece_controls[] = {
393 SOC_DAPM_SINGLE("Voice", TWL4030_REG_EAR_CTL, 0, 1, 0),
394 SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_EAR_CTL, 1, 1, 0),
395 SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_EAR_CTL, 2, 1, 0),
396 SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_EAR_CTL, 3, 1, 0),
397};
5e98a464 398
2a6f5c58 399/* PreDrive Left */
1a787e7a
JS		 400static const struct snd_kcontrol_new twl4030_dapm_predrivel_controls[] = {
401 SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDL_CTL, 0, 1, 0),
402 SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PREDL_CTL, 1, 1, 0),
403 SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDL_CTL, 2, 1, 0),
404 SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDL_CTL, 3, 1, 0),
405};
2a6f5c58
PU		 406
407/* PreDrive Right */
1a787e7a
JS		 408static const struct snd_kcontrol_new twl4030_dapm_predriver_controls[] = {
409 SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDR_CTL, 0, 1, 0),
410 SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PREDR_CTL, 1, 1, 0),
411 SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDR_CTL, 2, 1, 0),
412 SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDR_CTL, 3, 1, 0),
413};
2a6f5c58 414
dfad21a2 415/* Headset Left */
1a787e7a
JS		 416static const struct snd_kcontrol_new twl4030_dapm_hsol_controls[] = {
417 SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 0, 1, 0),
418 SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_HS_SEL, 1, 1, 0),
419 SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_HS_SEL, 2, 1, 0),
420};
dfad21a2
PU		 421
422/* Headset Right */
1a787e7a
JS		 423static const struct snd_kcontrol_new twl4030_dapm_hsor_controls[] = {
424 SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 3, 1, 0),
425 SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_HS_SEL, 4, 1, 0),
426 SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_HS_SEL, 5, 1, 0),
427};
dfad21a2 428
5152d8c2 429/* Carkit Left */
1a787e7a
JS		 430static const struct snd_kcontrol_new twl4030_dapm_carkitl_controls[] = {
431 SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKL_CTL, 0, 1, 0),
432 SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PRECKL_CTL, 1, 1, 0),
433 SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PRECKL_CTL, 2, 1, 0),
434};
5152d8c2
PU		 435
436/* Carkit Right */
1a787e7a
JS		 437static const struct snd_kcontrol_new twl4030_dapm_carkitr_controls[] = {
438 SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKR_CTL, 0, 1, 0),
439 SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PRECKR_CTL, 1, 1, 0),
440 SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PRECKR_CTL, 2, 1, 0),
441};
5152d8c2 442
df339804
PU		 443/* Handsfree Left */
444static const char *twl4030_handsfreel_texts[] =
1a787e7a 445 {"Voice", "AudioL1", "AudioL2", "AudioR2"};
df339804
PU		 446
447static const struct soc_enum twl4030_handsfreel_enum =
448 SOC_ENUM_SINGLE(TWL4030_REG_HFL_CTL, 0,
449 ARRAY_SIZE(twl4030_handsfreel_texts),
450 twl4030_handsfreel_texts);
451
452static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
453SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
454
0f89bdca
PU		 455/* Handsfree Left virtual mute */
456static const struct snd_kcontrol_new twl4030_dapm_handsfreelmute_control =
457 SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 0, 1, 0);
458
df339804
PU		 459/* Handsfree Right */
460static const char *twl4030_handsfreer_texts[] =
1a787e7a 461 {"Voice", "AudioR1", "AudioR2", "AudioL2"};
df339804
PU		 462
463static const struct soc_enum twl4030_handsfreer_enum =
464 SOC_ENUM_SINGLE(TWL4030_REG_HFR_CTL, 0,
465 ARRAY_SIZE(twl4030_handsfreer_texts),
466 twl4030_handsfreer_texts);
467
468static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
469SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
470
0f89bdca
PU		 471/* Handsfree Right virtual mute */
472static const struct snd_kcontrol_new twl4030_dapm_handsfreermute_control =
473 SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 1, 1, 0);
474
376f7839
PU		 475/* Vibra */
476/* Vibra audio path selection */
477static const char *twl4030_vibra_texts[] =
478 {"AudioL1", "AudioR1", "AudioL2", "AudioR2"};
479
480static const struct soc_enum twl4030_vibra_enum =
481 SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 2,
482 ARRAY_SIZE(twl4030_vibra_texts),
483 twl4030_vibra_texts);
484
485static const struct snd_kcontrol_new twl4030_dapm_vibra_control =
486SOC_DAPM_ENUM("Route", twl4030_vibra_enum);
487
488/* Vibra path selection: local vibrator (PWM) or audio driven */
489static const char *twl4030_vibrapath_texts[] =
490 {"Local vibrator", "Audio"};
491
492static const struct soc_enum twl4030_vibrapath_enum =
493 SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 4,
494 ARRAY_SIZE(twl4030_vibrapath_texts),
495 twl4030_vibrapath_texts);
496
497static const struct snd_kcontrol_new twl4030_dapm_vibrapath_control =
498SOC_DAPM_ENUM("Route", twl4030_vibrapath_enum);
499
276c6222 500/* Left analog microphone selection */
97b8096d 501static const struct snd_kcontrol_new twl4030_dapm_analoglmic_controls[] = {
9028935d
PU		 502 SOC_DAPM_SINGLE("Main Mic Capture Switch",
503 TWL4030_REG_ANAMICL, 0, 1, 0),
504 SOC_DAPM_SINGLE("Headset Mic Capture Switch",
505 TWL4030_REG_ANAMICL, 1, 1, 0),
506 SOC_DAPM_SINGLE("AUXL Capture Switch",
507 TWL4030_REG_ANAMICL, 2, 1, 0),
508 SOC_DAPM_SINGLE("Carkit Mic Capture Switch",
509 TWL4030_REG_ANAMICL, 3, 1, 0),
97b8096d 510};
276c6222
PU		 511
512/* Right analog microphone selection */
97b8096d 513static const struct snd_kcontrol_new twl4030_dapm_analogrmic_controls[] = {
9028935d
PU		 514 SOC_DAPM_SINGLE("Sub Mic Capture Switch", TWL4030_REG_ANAMICR, 0, 1, 0),
515 SOC_DAPM_SINGLE("AUXR Capture Switch", TWL4030_REG_ANAMICR, 2, 1, 0),
97b8096d 516};
276c6222
PU		 517
518/* TX1 L/R Analog/Digital microphone selection */
519static const char *twl4030_micpathtx1_texts[] =
520 {"Analog", "Digimic0"};
521
522static const struct soc_enum twl4030_micpathtx1_enum =
523 SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 0,
524 ARRAY_SIZE(twl4030_micpathtx1_texts),
525 twl4030_micpathtx1_texts);
526
527static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
528SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
529
530/* TX2 L/R Analog/Digital microphone selection */
531static const char *twl4030_micpathtx2_texts[] =
532 {"Analog", "Digimic1"};
533
534static const struct soc_enum twl4030_micpathtx2_enum =
535 SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 2,
536 ARRAY_SIZE(twl4030_micpathtx2_texts),
537 twl4030_micpathtx2_texts);
538
539static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
540SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
541
7393958f
PU		 542/* Analog bypass for AudioR1 */
543static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
544 SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
545
546/* Analog bypass for AudioL1 */
547static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
548 SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
549
550/* Analog bypass for AudioR2 */
551static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
552 SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
553
554/* Analog bypass for AudioL2 */
555static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
556 SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
557
fcd274a3
LCM		 558/* Analog bypass for Voice */
559static const struct snd_kcontrol_new twl4030_dapm_abypassv_control =
560 SOC_DAPM_SINGLE("Switch", TWL4030_REG_VDL_APGA_CTL, 2, 1, 0);
561
8b0d3153 562/* Digital bypass gain, mute instead of -30dB */
6bab83fd 563static const unsigned int twl4030_dapm_dbypass_tlv[] = {
8b0d3153
PU		 564 TLV_DB_RANGE_HEAD(3),
565 0, 1, TLV_DB_SCALE_ITEM(-3000, 600, 1),
566 2, 3, TLV_DB_SCALE_ITEM(-2400, 0, 0),
6bab83fd
PU		 567 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0),
568};
569
570/* Digital bypass left (TX1L -> RX2L) */
571static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
572 SOC_DAPM_SINGLE_TLV("Volume",
573 TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
574 twl4030_dapm_dbypass_tlv);
575
576/* Digital bypass right (TX1R -> RX2R) */
577static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
578 SOC_DAPM_SINGLE_TLV("Volume",
579 TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
580 twl4030_dapm_dbypass_tlv);
581
ee8f6894
LCM		 582/*
583 * Voice Sidetone GAIN volume control:
584 * from -51 to -10 dB in 1 dB steps (mute instead of -51 dB)
585 */
586static DECLARE_TLV_DB_SCALE(twl4030_dapm_dbypassv_tlv, -5100, 100, 1);
587
588/* Digital bypass voice: sidetone (VUL -> VDL)*/
589static const struct snd_kcontrol_new twl4030_dapm_dbypassv_control =
590 SOC_DAPM_SINGLE_TLV("Volume",
591 TWL4030_REG_VSTPGA, 0, 0x29, 0,
592 twl4030_dapm_dbypassv_tlv);
593
9008adf9
PU		 594/*
595 * Output PGA builder:
596 * Handle the muting and unmuting of the given output (turning off the
597 * amplifier associated with the output pin)
c96907f2
PU		 598 * On mute bypass the reg_cache and write 0 to the register
599 * On unmute: restore the register content from the reg_cache
9008adf9
PU		 600 * Outputs handled in this way: Earpiece, PreDrivL/R, CarkitL/R
601 */
602#define TWL4030_OUTPUT_PGA(pin_name, reg, mask) \
603static int pin_name##pga_event(struct snd_soc_dapm_widget *w, \
604 struct snd_kcontrol *kcontrol, int event) \
605{ \
b2c812e2 606 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(w->codec); \
9008adf9
PU		 607 \
608 switch (event) { \
609 case SND_SOC_DAPM_POST_PMU: \
c96907f2 610 twl4030->pin_name##_enabled = 1; \
9008adf9
PU		 611 twl4030_write(w->codec, reg, \
612 twl4030_read_reg_cache(w->codec, reg)); \
613 break; \
614 case SND_SOC_DAPM_POST_PMD: \
c96907f2
PU		 615 twl4030->pin_name##_enabled = 0; \
616 twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, \
617 0, reg); \
9008adf9
PU		 618 break; \
619 } \
620 return 0; \
621}
622
623TWL4030_OUTPUT_PGA(earpiece, TWL4030_REG_EAR_CTL, TWL4030_EAR_GAIN);
624TWL4030_OUTPUT_PGA(predrivel, TWL4030_REG_PREDL_CTL, TWL4030_PREDL_GAIN);
625TWL4030_OUTPUT_PGA(predriver, TWL4030_REG_PREDR_CTL, TWL4030_PREDR_GAIN);
626TWL4030_OUTPUT_PGA(carkitl, TWL4030_REG_PRECKL_CTL, TWL4030_PRECKL_GAIN);
627TWL4030_OUTPUT_PGA(carkitr, TWL4030_REG_PRECKR_CTL, TWL4030_PRECKR_GAIN);
628
5a2e9a48 629static void handsfree_ramp(struct snd_soc_codec *codec, int reg, int ramp)
49d92c7d 630{
49d92c7d
SM		 631 unsigned char hs_ctl;
632
5a2e9a48 633 hs_ctl = twl4030_read_reg_cache(codec, reg);
49d92c7d 634
5a2e9a48
PU		 635 if (ramp) {
636 /* HF ramp-up */
637 hs_ctl |= TWL4030_HF_CTL_REF_EN;
638 twl4030_write(codec, reg, hs_ctl);
639 udelay(10);
49d92c7d 640 hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
5a2e9a48
PU		 641 twl4030_write(codec, reg, hs_ctl);
642 udelay(40);
49d92c7d 643 hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
49d92c7d 644 hs_ctl |= TWL4030_HF_CTL_HB_EN;
5a2e9a48 645 twl4030_write(codec, reg, hs_ctl);
49d92c7d 646 } else {
5a2e9a48
PU		 647 /* HF ramp-down */
648 hs_ctl &= ~TWL4030_HF_CTL_LOOP_EN;
649 hs_ctl &= ~TWL4030_HF_CTL_HB_EN;
650 twl4030_write(codec, reg, hs_ctl);
651 hs_ctl &= ~TWL4030_HF_CTL_RAMP_EN;
652 twl4030_write(codec, reg, hs_ctl);
653 udelay(40);
654 hs_ctl &= ~TWL4030_HF_CTL_REF_EN;
655 twl4030_write(codec, reg, hs_ctl);
49d92c7d 656 }
5a2e9a48 657}
49d92c7d 658
5a2e9a48
PU		 659static int handsfreelpga_event(struct snd_soc_dapm_widget *w,
660 struct snd_kcontrol *kcontrol, int event)
661{
662 switch (event) {
663 case SND_SOC_DAPM_POST_PMU:
664 handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 1);
665 break;
666 case SND_SOC_DAPM_POST_PMD:
667 handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 0);
668 break;
669 }
670 return 0;
671}
672
673static int handsfreerpga_event(struct snd_soc_dapm_widget *w,
674 struct snd_kcontrol *kcontrol, int event)
675{
676 switch (event) {
677 case SND_SOC_DAPM_POST_PMU:
678 handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 1);
679 break;
680 case SND_SOC_DAPM_POST_PMD:
681 handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 0);
682 break;
683 }
49d92c7d
SM		 684 return 0;
685}
686
86139a13
JV		 687static int vibramux_event(struct snd_soc_dapm_widget *w,
688 struct snd_kcontrol *kcontrol, int event)
689{
690 twl4030_write(w->codec, TWL4030_REG_VIBRA_SET, 0xff);
691 return 0;
692}
693
7729cf74
PU		 694static int apll_event(struct snd_soc_dapm_widget *w,
695 struct snd_kcontrol *kcontrol, int event)
696{
697 switch (event) {
698 case SND_SOC_DAPM_PRE_PMU:
699 twl4030_apll_enable(w->codec, 1);
700 break;
701 case SND_SOC_DAPM_POST_PMD:
702 twl4030_apll_enable(w->codec, 0);
703 break;
704 }
705 return 0;
706}
707
7b4c734e
PU		 708static int aif_event(struct snd_soc_dapm_widget *w,
709 struct snd_kcontrol *kcontrol, int event)
710{
711 u8 audio_if;
712
713 audio_if = twl4030_read_reg_cache(w->codec, TWL4030_REG_AUDIO_IF);
714 switch (event) {
715 case SND_SOC_DAPM_PRE_PMU:
716 /* Enable AIF */
717 /* enable the PLL before we use it to clock the DAI */
718 twl4030_apll_enable(w->codec, 1);
719
720 twl4030_write(w->codec, TWL4030_REG_AUDIO_IF,
721 audio_if | TWL4030_AIF_EN);
722 break;
723 case SND_SOC_DAPM_POST_PMD:
724 /* disable the DAI before we stop it's source PLL */
725 twl4030_write(w->codec, TWL4030_REG_AUDIO_IF,
726 audio_if & ~TWL4030_AIF_EN);
727 twl4030_apll_enable(w->codec, 0);
728 break;
729 }
730 return 0;
731}
732
6943c92e 733static void headset_ramp(struct snd_soc_codec *codec, int ramp)
aad749e5 734{
4ae6df5e 735 struct twl4030_codec_data *pdata = codec->dev->platform_data;
aad749e5 736 unsigned char hs_gain, hs_pop;
b2c812e2 737 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
6943c92e
PU		 738 /* Base values for ramp delay calculation: 2^19 - 2^26 */
739 unsigned int ramp_base[] = {524288, 1048576, 2097152, 4194304,
740 8388608, 16777216, 33554432, 67108864};
7e6120c5 741 unsigned int delay;
aad749e5 742
6943c92e
PU		 743 hs_gain = twl4030_read_reg_cache(codec, TWL4030_REG_HS_GAIN_SET);
744 hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
7e6120c5
PU		 745 delay = (ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
746 twl4030->sysclk) + 1;
aad749e5 747
4e49ffd1
CVJ		 748 /* Enable external mute control, this dramatically reduces
749 * the pop-noise */
f0fba2ad
LG		 750 if (pdata && pdata->hs_extmute) {
751 if (pdata->set_hs_extmute) {
752 pdata->set_hs_extmute(1);
4e49ffd1
CVJ		 753 } else {
754 hs_pop |= TWL4030_EXTMUTE;
755 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
756 }
757 }
758
6943c92e
PU		 759 if (ramp) {
760 /* Headset ramp-up according to the TRM */
aad749e5 761 hs_pop |= TWL4030_VMID_EN;
6943c92e 762 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
c96907f2
PU		 763 /* Actually write to the register */
764 twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
765 hs_gain,
766 TWL4030_REG_HS_GAIN_SET);
aad749e5 767 hs_pop |= TWL4030_RAMP_EN;
6943c92e 768 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
4e49ffd1 769 /* Wait ramp delay time + 1, so the VMID can settle */
7e6120c5 770 twl4030_wait_ms(delay);
6943c92e
PU		 771 } else {
772 /* Headset ramp-down _not_ according to
773 * the TRM, but in a way that it is working */
aad749e5 774 hs_pop &= ~TWL4030_RAMP_EN;
6943c92e
PU		 775 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
776 /* Wait ramp delay time + 1, so the VMID can settle */
7e6120c5 777 twl4030_wait_ms(delay);
aad749e5 778 /* Bypass the reg_cache to mute the headset */
fc7b92fc 779 twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
aad749e5
PU		 780 hs_gain & (~0x0f),
781 TWL4030_REG_HS_GAIN_SET);
6943c92e 782
aad749e5 783 hs_pop &= ~TWL4030_VMID_EN;
6943c92e
PU		 784 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
785 }
4e49ffd1
CVJ		 786
787 /* Disable external mute */
f0fba2ad
LG		 788 if (pdata && pdata->hs_extmute) {
789 if (pdata->set_hs_extmute) {
790 pdata->set_hs_extmute(0);
4e49ffd1
CVJ		 791 } else {
792 hs_pop &= ~TWL4030_EXTMUTE;
793 twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
794 }
795 }
6943c92e
PU		 796}
797
798static int headsetlpga_event(struct snd_soc_dapm_widget *w,
799 struct snd_kcontrol *kcontrol, int event)
800{
b2c812e2 801 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(w->codec);
6943c92e
PU		 802
803 switch (event) {
804 case SND_SOC_DAPM_POST_PMU:
805 /* Do the ramp-up only once */
806 if (!twl4030->hsr_enabled)
807 headset_ramp(w->codec, 1);
808
809 twl4030->hsl_enabled = 1;
810 break;
811 case SND_SOC_DAPM_POST_PMD:
812 /* Do the ramp-down only if both headsetL/R is disabled */
813 if (!twl4030->hsr_enabled)
814 headset_ramp(w->codec, 0);
815
816 twl4030->hsl_enabled = 0;
817 break;
818 }
819 return 0;
820}
821
822static int headsetrpga_event(struct snd_soc_dapm_widget *w,
823 struct snd_kcontrol *kcontrol, int event)
824{
b2c812e2 825 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(w->codec);
6943c92e
PU		 826
827 switch (event) {
828 case SND_SOC_DAPM_POST_PMU:
829 /* Do the ramp-up only once */
830 if (!twl4030->hsl_enabled)
831 headset_ramp(w->codec, 1);
832
833 twl4030->hsr_enabled = 1;
834 break;
835 case SND_SOC_DAPM_POST_PMD:
836 /* Do the ramp-down only if both headsetL/R is disabled */
837 if (!twl4030->hsl_enabled)
838 headset_ramp(w->codec, 0);
839
840 twl4030->hsr_enabled = 0;
aad749e5
PU		 841 break;
842 }
843 return 0;
844}
845
01ea6ba2
PU		 846static int digimic_event(struct snd_soc_dapm_widget *w,
847 struct snd_kcontrol *kcontrol, int event)
848{
849 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(w->codec);
850
851 if (twl4030->digimic_delay)
7e6120c5 852 twl4030_wait_ms(twl4030->digimic_delay);
01ea6ba2
PU		 853 return 0;
854}
855
b0bd53a7
PU		 856/*
857 * Some of the gain controls in TWL (mostly those which are associated with
858 * the outputs) are implemented in an interesting way:
859 * 0x0 : Power down (mute)
860 * 0x1 : 6dB
861 * 0x2 : 0 dB
862 * 0x3 : -6 dB
863 * Inverting not going to help with these.
864 * Custom volsw and volsw_2r get/put functions to handle these gain bits.
865 */
b0bd53a7
PU		 866static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
867 struct snd_ctl_elem_value *ucontrol)
868{
869 struct soc_mixer_control *mc =
870 (struct soc_mixer_control *)kcontrol->private_value;
871 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
872 unsigned int reg = mc->reg;
873 unsigned int shift = mc->shift;
874 unsigned int rshift = mc->rshift;
875 int max = mc->max;
876 int mask = (1 << fls(max)) - 1;
877
878 ucontrol->value.integer.value[0] =
879 (snd_soc_read(codec, reg) >> shift) & mask;
880 if (ucontrol->value.integer.value[0])
881 ucontrol->value.integer.value[0] =
882 max + 1 - ucontrol->value.integer.value[0];
883
884 if (shift != rshift) {
885 ucontrol->value.integer.value[1] =
886 (snd_soc_read(codec, reg) >> rshift) & mask;
887 if (ucontrol->value.integer.value[1])
888 ucontrol->value.integer.value[1] =
889 max + 1 - ucontrol->value.integer.value[1];
890 }
891
892 return 0;
893}
894
895static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
896 struct snd_ctl_elem_value *ucontrol)
897{
898 struct soc_mixer_control *mc =
899 (struct soc_mixer_control *)kcontrol->private_value;
900 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
901 unsigned int reg = mc->reg;
902 unsigned int shift = mc->shift;
903 unsigned int rshift = mc->rshift;
904 int max = mc->max;
905 int mask = (1 << fls(max)) - 1;
906 unsigned short val, val2, val_mask;
907
908 val = (ucontrol->value.integer.value[0] & mask);
909
910 val_mask = mask << shift;
911 if (val)
912 val = max + 1 - val;
913 val = val << shift;
914 if (shift != rshift) {
915 val2 = (ucontrol->value.integer.value[1] & mask);
916 val_mask |= mask << rshift;
917 if (val2)
918 val2 = max + 1 - val2;
919 val |= val2 << rshift;
920 }
921 return snd_soc_update_bits(codec, reg, val_mask, val);
922}
923
924static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
925 struct snd_ctl_elem_value *ucontrol)
926{
927 struct soc_mixer_control *mc =
928 (struct soc_mixer_control *)kcontrol->private_value;
929 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
930 unsigned int reg = mc->reg;
931 unsigned int reg2 = mc->rreg;
932 unsigned int shift = mc->shift;
933 int max = mc->max;
934 int mask = (1<<fls(max))-1;
935
936 ucontrol->value.integer.value[0] =
937 (snd_soc_read(codec, reg) >> shift) & mask;
938 ucontrol->value.integer.value[1] =
939 (snd_soc_read(codec, reg2) >> shift) & mask;
940
941 if (ucontrol->value.integer.value[0])
942 ucontrol->value.integer.value[0] =
943 max + 1 - ucontrol->value.integer.value[0];
944 if (ucontrol->value.integer.value[1])
945 ucontrol->value.integer.value[1] =
946 max + 1 - ucontrol->value.integer.value[1];
947
948 return 0;
949}
950
951static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
952 struct snd_ctl_elem_value *ucontrol)
953{
954 struct soc_mixer_control *mc =
955 (struct soc_mixer_control *)kcontrol->private_value;
956 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
957 unsigned int reg = mc->reg;
958 unsigned int reg2 = mc->rreg;
959 unsigned int shift = mc->shift;
960 int max = mc->max;
961 int mask = (1 << fls(max)) - 1;
962 int err;
963 unsigned short val, val2, val_mask;
964
965 val_mask = mask << shift;
966 val = (ucontrol->value.integer.value[0] & mask);
967 val2 = (ucontrol->value.integer.value[1] & mask);
968
969 if (val)
970 val = max + 1 - val;
971 if (val2)
972 val2 = max + 1 - val2;
973
974 val = val << shift;
975 val2 = val2 << shift;
976
977 err = snd_soc_update_bits(codec, reg, val_mask, val);
978 if (err < 0)
979 return err;
980
981 err = snd_soc_update_bits(codec, reg2, val_mask, val2);
982 return err;
983}
984
b74bd40f
LCM		 985/* Codec operation modes */
986static const char *twl4030_op_modes_texts[] = {
987 "Option 2 (voice/audio)", "Option 1 (audio)"
988};
989
990static const struct soc_enum twl4030_op_modes_enum =
991 SOC_ENUM_SINGLE(TWL4030_REG_CODEC_MODE, 0,
992 ARRAY_SIZE(twl4030_op_modes_texts),
993 twl4030_op_modes_texts);
994
423c238d 995static int snd_soc_put_twl4030_opmode_enum_double(struct snd_kcontrol *kcontrol,
b74bd40f
LCM		 996 struct snd_ctl_elem_value *ucontrol)
997{
998 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
b2c812e2 999 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
b74bd40f
LCM		 1000 struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
1001 unsigned short val;
1002 unsigned short mask, bitmask;
1003
1004 if (twl4030->configured) {
1005 printk(KERN_ERR "twl4030 operation mode cannot be "
1006 "changed on-the-fly\n");
1007 return -EBUSY;
1008 }
1009
1010 for (bitmask = 1; bitmask < e->max; bitmask <<= 1)
1011 ;
1012 if (ucontrol->value.enumerated.item[0] > e->max - 1)
1013 return -EINVAL;
1014
1015 val = ucontrol->value.enumerated.item[0] << e->shift_l;
1016 mask = (bitmask - 1) << e->shift_l;
1017 if (e->shift_l != e->shift_r) {
1018 if (ucontrol->value.enumerated.item[1] > e->max - 1)
1019 return -EINVAL;
1020 val |= ucontrol->value.enumerated.item[1] << e->shift_r;
1021 mask |= (bitmask - 1) << e->shift_r;
1022 }
1023
1024 return snd_soc_update_bits(codec, e->reg, mask, val);
1025}
1026
c10b82cf
PU		 1027/*
1028 * FGAIN volume control:
1029 * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
1030 */
d889a72c 1031static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
c10b82cf 1032
0d33ea0b
PU		 1033/*
1034 * CGAIN volume control:
1035 * 0 dB to 12 dB in 6 dB steps
1036 * value 2 and 3 means 12 dB
1037 */
d889a72c
PU		 1038static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
1039
1a787e7a
JS		 1040/*
1041 * Voice Downlink GAIN volume control:
1042 * from -37 to 12 dB in 1 dB steps (mute instead of -37 dB)
1043 */
1044static DECLARE_TLV_DB_SCALE(digital_voice_downlink_tlv, -3700, 100, 1);
1045
d889a72c
PU		 1046/*
1047 * Analog playback gain
1048 * -24 dB to 12 dB in 2 dB steps
1049 */
1050static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
0d33ea0b 1051
4290239c
PU		 1052/*
1053 * Gain controls tied to outputs
1054 * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
1055 */
1056static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
1057
18cc8d8d
JS		 1058/*
1059 * Gain control for earpiece amplifier
1060 * 0 dB to 12 dB in 6 dB steps (mute instead of -6)
1061 */
1062static DECLARE_TLV_DB_SCALE(output_ear_tvl, -600, 600, 1);
1063
381a22b5
PU		 1064/*
1065 * Capture gain after the ADCs
1066 * from 0 dB to 31 dB in 1 dB steps
1067 */
1068static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
1069
5920b453
GI		 1070/*
1071 * Gain control for input amplifiers
1072 * 0 dB to 30 dB in 6 dB steps
1073 */
1074static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
1075
328d0a13
LCM		 1076/* AVADC clock priority */
1077static const char *twl4030_avadc_clk_priority_texts[] = {
1078 "Voice high priority", "HiFi high priority"
1079};
1080
1081static const struct soc_enum twl4030_avadc_clk_priority_enum =
1082 SOC_ENUM_SINGLE(TWL4030_REG_AVADC_CTL, 2,
1083 ARRAY_SIZE(twl4030_avadc_clk_priority_texts),
1084 twl4030_avadc_clk_priority_texts);
1085
89492be8
PU		 1086static const char *twl4030_rampdelay_texts[] = {
1087 "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
1088 "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
1089 "3495/2581/1748 ms"
1090};
1091
1092static const struct soc_enum twl4030_rampdelay_enum =
1093 SOC_ENUM_SINGLE(TWL4030_REG_HS_POPN_SET, 2,
1094 ARRAY_SIZE(twl4030_rampdelay_texts),
1095 twl4030_rampdelay_texts);
1096
376f7839
PU		 1097/* Vibra H-bridge direction mode */
1098static const char *twl4030_vibradirmode_texts[] = {
1099 "Vibra H-bridge direction", "Audio data MSB",
1100};
1101
1102static const struct soc_enum twl4030_vibradirmode_enum =
1103 SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 5,
1104 ARRAY_SIZE(twl4030_vibradirmode_texts),
1105 twl4030_vibradirmode_texts);
1106
1107/* Vibra H-bridge direction */
1108static const char *twl4030_vibradir_texts[] = {
1109 "Positive polarity", "Negative polarity",
1110};
1111
1112static const struct soc_enum twl4030_vibradir_enum =
1113 SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 1,
1114 ARRAY_SIZE(twl4030_vibradir_texts),
1115 twl4030_vibradir_texts);
1116
36aeff61
PU		 1117/* Digimic Left and right swapping */
1118static const char *twl4030_digimicswap_texts[] = {
1119 "Not swapped", "Swapped",
1120};
1121
1122static const struct soc_enum twl4030_digimicswap_enum =
1123 SOC_ENUM_SINGLE(TWL4030_REG_MISC_SET_1, 0,
1124 ARRAY_SIZE(twl4030_digimicswap_texts),
1125 twl4030_digimicswap_texts);
1126
cc17557e 1127static const struct snd_kcontrol_new twl4030_snd_controls[] = {
b74bd40f
LCM		 1128 /* Codec operation mode control */
1129 SOC_ENUM_EXT("Codec Operation Mode", twl4030_op_modes_enum,
1130 snd_soc_get_enum_double,
1131 snd_soc_put_twl4030_opmode_enum_double),
1132
d889a72c
PU		 1133 /* Common playback gain controls */
1134 SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
1135 TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
1136 0, 0x3f, 0, digital_fine_tlv),
1137 SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
1138 TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
1139 0, 0x3f, 0, digital_fine_tlv),
1140
1141 SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
1142 TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
1143 6, 0x2, 0, digital_coarse_tlv),
1144 SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
1145 TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
1146 6, 0x2, 0, digital_coarse_tlv),
1147
1148 SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
1149 TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
1150 3, 0x12, 1, analog_tlv),
1151 SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
1152 TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
1153 3, 0x12, 1, analog_tlv),
44c55870
PU		 1154 SOC_DOUBLE_R("DAC1 Analog Playback Switch",
1155 TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
1156 1, 1, 0),
1157 SOC_DOUBLE_R("DAC2 Analog Playback Switch",
1158 TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
1159 1, 1, 0),
381a22b5 1160
1a787e7a
JS		 1161 /* Common voice downlink gain controls */
1162 SOC_SINGLE_TLV("DAC Voice Digital Downlink Volume",
1163 TWL4030_REG_VRXPGA, 0, 0x31, 0, digital_voice_downlink_tlv),
1164
1165 SOC_SINGLE_TLV("DAC Voice Analog Downlink Volume",
1166 TWL4030_REG_VDL_APGA_CTL, 3, 0x12, 1, analog_tlv),
1167
1168 SOC_SINGLE("DAC Voice Analog Downlink Switch",
1169 TWL4030_REG_VDL_APGA_CTL, 1, 1, 0),
1170
4290239c 1171 /* Separate output gain controls */
0f9887d1 1172 SOC_DOUBLE_R_EXT_TLV("PreDriv Playback Volume",
4290239c 1173 TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
0f9887d1
PU		 1174 4, 3, 0, snd_soc_get_volsw_r2_twl4030,
1175 snd_soc_put_volsw_r2_twl4030, output_tvl),
4290239c 1176
0f9887d1
PU		 1177 SOC_DOUBLE_EXT_TLV("Headset Playback Volume",
1178 TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, snd_soc_get_volsw_twl4030,
1179 snd_soc_put_volsw_twl4030, output_tvl),
4290239c 1180
0f9887d1 1181 SOC_DOUBLE_R_EXT_TLV("Carkit Playback Volume",
4290239c 1182 TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
0f9887d1
PU		 1183 4, 3, 0, snd_soc_get_volsw_r2_twl4030,
1184 snd_soc_put_volsw_r2_twl4030, output_tvl),
4290239c 1185
0f9887d1
PU		 1186 SOC_SINGLE_EXT_TLV("Earpiece Playback Volume",
1187 TWL4030_REG_EAR_CTL, 4, 3, 0, snd_soc_get_volsw_twl4030,
1188 snd_soc_put_volsw_twl4030, output_ear_tvl),
4290239c 1189
381a22b5 1190 /* Common capture gain controls */
276c6222 1191 SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
381a22b5
PU		 1192 TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
1193 0, 0x1f, 0, digital_capture_tlv),
276c6222
PU		 1194 SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
1195 TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
1196 0, 0x1f, 0, digital_capture_tlv),
5920b453 1197
276c6222 1198 SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
5920b453 1199 0, 3, 5, 0, input_gain_tlv),
89492be8 1200
328d0a13
LCM		 1201 SOC_ENUM("AVADC Clock Priority", twl4030_avadc_clk_priority_enum),
1202
89492be8 1203 SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
376f7839
PU		 1204
1205 SOC_ENUM("Vibra H-bridge mode", twl4030_vibradirmode_enum),
1206 SOC_ENUM("Vibra H-bridge direction", twl4030_vibradir_enum),
36aeff61
PU		 1207
1208 SOC_ENUM("Digimic LR Swap", twl4030_digimicswap_enum),
cc17557e
SS		 1209};
1210
cc17557e 1211static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
276c6222
PU		 1212 /* Left channel inputs */
1213 SND_SOC_DAPM_INPUT("MAINMIC"),
1214 SND_SOC_DAPM_INPUT("HSMIC"),
1215 SND_SOC_DAPM_INPUT("AUXL"),
1216 SND_SOC_DAPM_INPUT("CARKITMIC"),
1217 /* Right channel inputs */
1218 SND_SOC_DAPM_INPUT("SUBMIC"),
1219 SND_SOC_DAPM_INPUT("AUXR"),
1220 /* Digital microphones (Stereo) */
1221 SND_SOC_DAPM_INPUT("DIGIMIC0"),
1222 SND_SOC_DAPM_INPUT("DIGIMIC1"),
1223
1224 /* Outputs */
5e98a464 1225 SND_SOC_DAPM_OUTPUT("EARPIECE"),
2a6f5c58
PU		 1226 SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
1227 SND_SOC_DAPM_OUTPUT("PREDRIVER"),
dfad21a2
PU		 1228 SND_SOC_DAPM_OUTPUT("HSOL"),
1229 SND_SOC_DAPM_OUTPUT("HSOR"),
6a1bee4a
PU		 1230 SND_SOC_DAPM_OUTPUT("CARKITL"),
1231 SND_SOC_DAPM_OUTPUT("CARKITR"),
df339804
PU		 1232 SND_SOC_DAPM_OUTPUT("HFL"),
1233 SND_SOC_DAPM_OUTPUT("HFR"),
376f7839 1234 SND_SOC_DAPM_OUTPUT("VIBRA"),
cc17557e 1235
7b4c734e
PU		 1236 /* AIF and APLL clocks for running DAIs (including loopback) */
1237 SND_SOC_DAPM_OUTPUT("Virtual HiFi OUT"),
1238 SND_SOC_DAPM_INPUT("Virtual HiFi IN"),
1239 SND_SOC_DAPM_OUTPUT("Virtual Voice OUT"),
1240
53b5047d 1241 /* DACs */
b4852b79 1242 SND_SOC_DAPM_DAC("DAC Right1", "Right Front HiFi Playback",
7393958f 1243 SND_SOC_NOPM, 0, 0),
b4852b79 1244 SND_SOC_DAPM_DAC("DAC Left1", "Left Front HiFi Playback",
7393958f 1245 SND_SOC_NOPM, 0, 0),
b4852b79 1246 SND_SOC_DAPM_DAC("DAC Right2", "Right Rear HiFi Playback",
7393958f 1247 SND_SOC_NOPM, 0, 0),
b4852b79 1248 SND_SOC_DAPM_DAC("DAC Left2", "Left Rear HiFi Playback",
7393958f 1249 SND_SOC_NOPM, 0, 0),
1a787e7a 1250 SND_SOC_DAPM_DAC("DAC Voice", "Voice Playback",
fcd274a3 1251 SND_SOC_NOPM, 0, 0),
cc17557e 1252
7393958f 1253 /* Analog bypasses */
78e08e2f
PU		 1254 SND_SOC_DAPM_SWITCH("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
1255 &twl4030_dapm_abypassr1_control),
1256 SND_SOC_DAPM_SWITCH("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
1257 &twl4030_dapm_abypassl1_control),
1258 SND_SOC_DAPM_SWITCH("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
1259 &twl4030_dapm_abypassr2_control),
1260 SND_SOC_DAPM_SWITCH("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
1261 &twl4030_dapm_abypassl2_control),
1262 SND_SOC_DAPM_SWITCH("Voice Analog Loopback", SND_SOC_NOPM, 0, 0,
1263 &twl4030_dapm_abypassv_control),
1264
1265 /* Master analog loopback switch */
1266 SND_SOC_DAPM_SUPPLY("FM Loop Enable", TWL4030_REG_MISC_SET_1, 5, 0,
1267 NULL, 0),
7393958f 1268
6bab83fd 1269 /* Digital bypasses */
78e08e2f
PU		 1270 SND_SOC_DAPM_SWITCH("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
1271 &twl4030_dapm_dbypassl_control),
1272 SND_SOC_DAPM_SWITCH("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
1273 &twl4030_dapm_dbypassr_control),
1274 SND_SOC_DAPM_SWITCH("Voice Digital Loopback", SND_SOC_NOPM, 0, 0,
1275 &twl4030_dapm_dbypassv_control),
6bab83fd 1276
4005d39a
PU		 1277 /* Digital mixers, power control for the physical DACs */
1278 SND_SOC_DAPM_MIXER("Digital R1 Playback Mixer",
1279 TWL4030_REG_AVDAC_CTL, 0, 0, NULL, 0),
1280 SND_SOC_DAPM_MIXER("Digital L1 Playback Mixer",
1281 TWL4030_REG_AVDAC_CTL, 1, 0, NULL, 0),
1282 SND_SOC_DAPM_MIXER("Digital R2 Playback Mixer",
1283 TWL4030_REG_AVDAC_CTL, 2, 0, NULL, 0),
1284 SND_SOC_DAPM_MIXER("Digital L2 Playback Mixer",
1285 TWL4030_REG_AVDAC_CTL, 3, 0, NULL, 0),
1286 SND_SOC_DAPM_MIXER("Digital Voice Playback Mixer",
1287 TWL4030_REG_AVDAC_CTL, 4, 0, NULL, 0),
1288
1289 /* Analog mixers, power control for the physical PGAs */
1290 SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer",
1291 TWL4030_REG_ARXR1_APGA_CTL, 0, 0, NULL, 0),
1292 SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer",
1293 TWL4030_REG_ARXL1_APGA_CTL, 0, 0, NULL, 0),
1294 SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer",
1295 TWL4030_REG_ARXR2_APGA_CTL, 0, 0, NULL, 0),
1296 SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer",
1297 TWL4030_REG_ARXL2_APGA_CTL, 0, 0, NULL, 0),
1298 SND_SOC_DAPM_MIXER("Analog Voice Playback Mixer",
1299 TWL4030_REG_VDL_APGA_CTL, 0, 0, NULL, 0),
7393958f 1300
7729cf74
PU		 1301 SND_SOC_DAPM_SUPPLY("APLL Enable", SND_SOC_NOPM, 0, 0, apll_event,
1302 SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
1303
7b4c734e
PU		 1304 SND_SOC_DAPM_SUPPLY("AIF Enable", SND_SOC_NOPM, 0, 0, aif_event,
1305 SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
c42a59ea 1306
1a787e7a 1307 /* Output MIXER controls */
5e98a464 1308 /* Earpiece */
1a787e7a
JS		 1309 SND_SOC_DAPM_MIXER("Earpiece Mixer", SND_SOC_NOPM, 0, 0,
1310 &twl4030_dapm_earpiece_controls[0],
1311 ARRAY_SIZE(twl4030_dapm_earpiece_controls)),
9008adf9
PU		 1312 SND_SOC_DAPM_PGA_E("Earpiece PGA", SND_SOC_NOPM,
1313 0, 0, NULL, 0, earpiecepga_event,
1314 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
2a6f5c58 1315 /* PreDrivL/R */
1a787e7a
JS		 1316 SND_SOC_DAPM_MIXER("PredriveL Mixer", SND_SOC_NOPM, 0, 0,
1317 &twl4030_dapm_predrivel_controls[0],
1318 ARRAY_SIZE(twl4030_dapm_predrivel_controls)),
9008adf9
PU		 1319 SND_SOC_DAPM_PGA_E("PredriveL PGA", SND_SOC_NOPM,
1320 0, 0, NULL, 0, predrivelpga_event,
1321 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
1a787e7a
JS		 1322 SND_SOC_DAPM_MIXER("PredriveR Mixer", SND_SOC_NOPM, 0, 0,
1323 &twl4030_dapm_predriver_controls[0],
1324 ARRAY_SIZE(twl4030_dapm_predriver_controls)),
9008adf9
PU		 1325 SND_SOC_DAPM_PGA_E("PredriveR PGA", SND_SOC_NOPM,
1326 0, 0, NULL, 0, predriverpga_event,
1327 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
dfad21a2 1328 /* HeadsetL/R */
6943c92e 1329 SND_SOC_DAPM_MIXER("HeadsetL Mixer", SND_SOC_NOPM, 0, 0,
1a787e7a 1330 &twl4030_dapm_hsol_controls[0],
6943c92e
PU		 1331 ARRAY_SIZE(twl4030_dapm_hsol_controls)),
1332 SND_SOC_DAPM_PGA_E("HeadsetL PGA", SND_SOC_NOPM,
1333 0, 0, NULL, 0, headsetlpga_event,
1a787e7a
JS		 1334 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
1335 SND_SOC_DAPM_MIXER("HeadsetR Mixer", SND_SOC_NOPM, 0, 0,
1336 &twl4030_dapm_hsor_controls[0],
1337 ARRAY_SIZE(twl4030_dapm_hsor_controls)),
6943c92e
PU		 1338 SND_SOC_DAPM_PGA_E("HeadsetR PGA", SND_SOC_NOPM,
1339 0, 0, NULL, 0, headsetrpga_event,
1340 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
5152d8c2 1341 /* CarkitL/R */
1a787e7a
JS		 1342 SND_SOC_DAPM_MIXER("CarkitL Mixer", SND_SOC_NOPM, 0, 0,
1343 &twl4030_dapm_carkitl_controls[0],
1344 ARRAY_SIZE(twl4030_dapm_carkitl_controls)),
9008adf9
PU		 1345 SND_SOC_DAPM_PGA_E("CarkitL PGA", SND_SOC_NOPM,
1346 0, 0, NULL, 0, carkitlpga_event,
1347 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
1a787e7a
JS		 1348 SND_SOC_DAPM_MIXER("CarkitR Mixer", SND_SOC_NOPM, 0, 0,
1349 &twl4030_dapm_carkitr_controls[0],
1350 ARRAY_SIZE(twl4030_dapm_carkitr_controls)),
9008adf9
PU		 1351 SND_SOC_DAPM_PGA_E("CarkitR PGA", SND_SOC_NOPM,
1352 0, 0, NULL, 0, carkitrpga_event,
1353 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
1a787e7a
JS		 1354
1355 /* Output MUX controls */
df339804 1356 /* HandsfreeL/R */
5a2e9a48
PU		 1357 SND_SOC_DAPM_MUX("HandsfreeL Mux", SND_SOC_NOPM, 0, 0,
1358 &twl4030_dapm_handsfreel_control),
e3c7dbb0 1359 SND_SOC_DAPM_SWITCH("HandsfreeL", SND_SOC_NOPM, 0, 0,
0f89bdca 1360 &twl4030_dapm_handsfreelmute_control),
5a2e9a48
PU		 1361 SND_SOC_DAPM_PGA_E("HandsfreeL PGA", SND_SOC_NOPM,
1362 0, 0, NULL, 0, handsfreelpga_event,
1363 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
1364 SND_SOC_DAPM_MUX("HandsfreeR Mux", SND_SOC_NOPM, 5, 0,
1365 &twl4030_dapm_handsfreer_control),
e3c7dbb0 1366 SND_SOC_DAPM_SWITCH("HandsfreeR", SND_SOC_NOPM, 0, 0,
0f89bdca 1367 &twl4030_dapm_handsfreermute_control),
5a2e9a48
PU		 1368 SND_SOC_DAPM_PGA_E("HandsfreeR PGA", SND_SOC_NOPM,
1369 0, 0, NULL, 0, handsfreerpga_event,
1370 SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
376f7839 1371 /* Vibra */
86139a13
JV		 1372 SND_SOC_DAPM_MUX_E("Vibra Mux", TWL4030_REG_VIBRA_CTL, 0, 0,
1373 &twl4030_dapm_vibra_control, vibramux_event,
1374 SND_SOC_DAPM_PRE_PMU),
376f7839
PU		 1375 SND_SOC_DAPM_MUX("Vibra Route", SND_SOC_NOPM, 0, 0,
1376 &twl4030_dapm_vibrapath_control),
5e98a464 1377
276c6222
PU		 1378 /* Introducing four virtual ADC, since TWL4030 have four channel for
1379 capture */
1380 SND_SOC_DAPM_ADC("ADC Virtual Left1", "Left Front Capture",
1381 SND_SOC_NOPM, 0, 0),
1382 SND_SOC_DAPM_ADC("ADC Virtual Right1", "Right Front Capture",
1383 SND_SOC_NOPM, 0, 0),
1384 SND_SOC_DAPM_ADC("ADC Virtual Left2", "Left Rear Capture",
1385 SND_SOC_NOPM, 0, 0),
1386 SND_SOC_DAPM_ADC("ADC Virtual Right2", "Right Rear Capture",
1387 SND_SOC_NOPM, 0, 0),
1388
1389 /* Analog/Digital mic path selection.
1390 TX1 Left/Right: either analog Left/Right or Digimic0
1391 TX2 Left/Right: either analog Left/Right or Digimic1 */
bda7d2a8
PU		 1392 SND_SOC_DAPM_MUX("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
1393 &twl4030_dapm_micpathtx1_control),
1394 SND_SOC_DAPM_MUX("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
1395 &twl4030_dapm_micpathtx2_control),
276c6222 1396
97b8096d 1397 /* Analog input mixers for the capture amplifiers */
9028935d 1398 SND_SOC_DAPM_MIXER("Analog Left",
97b8096d
JS		 1399 TWL4030_REG_ANAMICL, 4, 0,
1400 &twl4030_dapm_analoglmic_controls[0],
1401 ARRAY_SIZE(twl4030_dapm_analoglmic_controls)),
9028935d 1402 SND_SOC_DAPM_MIXER("Analog Right",
97b8096d
JS		 1403 TWL4030_REG_ANAMICR, 4, 0,
1404 &twl4030_dapm_analogrmic_controls[0],
1405 ARRAY_SIZE(twl4030_dapm_analogrmic_controls)),
276c6222 1406
fb2a2f84
PU		 1407 SND_SOC_DAPM_PGA("ADC Physical Left",
1408 TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
1409 SND_SOC_DAPM_PGA("ADC Physical Right",
1410 TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
276c6222 1411
01ea6ba2
PU		 1412 SND_SOC_DAPM_PGA_E("Digimic0 Enable",
1413 TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0,
1414 digimic_event, SND_SOC_DAPM_POST_PMU),
1415 SND_SOC_DAPM_PGA_E("Digimic1 Enable",
1416 TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0,
1417 digimic_event, SND_SOC_DAPM_POST_PMU),
276c6222 1418
bda7d2a8
PU		 1419 SND_SOC_DAPM_SUPPLY("micbias1 select", TWL4030_REG_MICBIAS_CTL, 5, 0,
1420 NULL, 0),
1421 SND_SOC_DAPM_SUPPLY("micbias2 select", TWL4030_REG_MICBIAS_CTL, 6, 0,
1422 NULL, 0),
1423
276c6222
PU		 1424 SND_SOC_DAPM_MICBIAS("Mic Bias 1", TWL4030_REG_MICBIAS_CTL, 0, 0),
1425 SND_SOC_DAPM_MICBIAS("Mic Bias 2", TWL4030_REG_MICBIAS_CTL, 1, 0),
1426 SND_SOC_DAPM_MICBIAS("Headset Mic Bias", TWL4030_REG_MICBIAS_CTL, 2, 0),
7393958f 1427
cc17557e
SS		 1428};
1429
1430static const struct snd_soc_dapm_route intercon[] = {
4005d39a
PU		 1431 {"Digital L1 Playback Mixer", NULL, "DAC Left1"},
1432 {"Digital R1 Playback Mixer", NULL, "DAC Right1"},
1433 {"Digital L2 Playback Mixer", NULL, "DAC Left2"},
1434 {"Digital R2 Playback Mixer", NULL, "DAC Right2"},
1435 {"Digital Voice Playback Mixer", NULL, "DAC Voice"},
1436
7729cf74 1437 /* Supply for the digital part (APLL) */
7729cf74
PU		 1438 {"Digital Voice Playback Mixer", NULL, "APLL Enable"},
1439
27eeb1fe
PU		 1440 {"DAC Left1", NULL, "AIF Enable"},
1441 {"DAC Right1", NULL, "AIF Enable"},
1442 {"DAC Left2", NULL, "AIF Enable"},
1443 {"DAC Right1", NULL, "AIF Enable"},
1444
c42a59ea
PU		 1445 {"Digital R2 Playback Mixer", NULL, "AIF Enable"},
1446 {"Digital L2 Playback Mixer", NULL, "AIF Enable"},
1447
4005d39a
PU		 1448 {"Analog L1 Playback Mixer", NULL, "Digital L1 Playback Mixer"},
1449 {"Analog R1 Playback Mixer", NULL, "Digital R1 Playback Mixer"},
1450 {"Analog L2 Playback Mixer", NULL, "Digital L2 Playback Mixer"},
1451 {"Analog R2 Playback Mixer", NULL, "Digital R2 Playback Mixer"},
1452 {"Analog Voice Playback Mixer", NULL, "Digital Voice Playback Mixer"},
1a787e7a 1453
5e98a464
PU		 1454 /* Internal playback routings */
1455 /* Earpiece */
4005d39a
PU		 1456 {"Earpiece Mixer", "Voice", "Analog Voice Playback Mixer"},
1457 {"Earpiece Mixer", "AudioL1", "Analog L1 Playback Mixer"},
1458 {"Earpiece Mixer", "AudioL2", "Analog L2 Playback Mixer"},
1459 {"Earpiece Mixer", "AudioR1", "Analog R1 Playback Mixer"},
9008adf9 1460 {"Earpiece PGA", NULL, "Earpiece Mixer"},
2a6f5c58 1461 /* PreDrivL */
4005d39a
PU		 1462 {"PredriveL Mixer", "Voice", "Analog Voice Playback Mixer"},
1463 {"PredriveL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
1464 {"PredriveL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
1465 {"PredriveL Mixer", "AudioR2", "Analog R2 Playback Mixer"},
9008adf9 1466 {"PredriveL PGA", NULL, "PredriveL Mixer"},
2a6f5c58 1467 /* PreDrivR */
4005d39a
PU		 1468 {"PredriveR Mixer", "Voice", "Analog Voice Playback Mixer"},
1469 {"PredriveR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
1470 {"PredriveR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
1471 {"PredriveR Mixer", "AudioL2", "Analog L2 Playback Mixer"},
9008adf9 1472 {"PredriveR PGA", NULL, "PredriveR Mixer"},
dfad21a2 1473 /* HeadsetL */
4005d39a
PU		 1474 {"HeadsetL Mixer", "Voice", "Analog Voice Playback Mixer"},
1475 {"HeadsetL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
1476 {"HeadsetL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
6943c92e 1477 {"HeadsetL PGA", NULL, "HeadsetL Mixer"},
dfad21a2 1478 /* HeadsetR */
4005d39a
PU		 1479 {"HeadsetR Mixer", "Voice", "Analog Voice Playback Mixer"},
1480 {"HeadsetR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
1481 {"HeadsetR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
6943c92e 1482 {"HeadsetR PGA", NULL, "HeadsetR Mixer"},
5152d8c2 1483 /* CarkitL */
4005d39a
PU		 1484 {"CarkitL Mixer", "Voice", "Analog Voice Playback Mixer"},
1485 {"CarkitL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
1486 {"CarkitL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
9008adf9 1487 {"CarkitL PGA", NULL, "CarkitL Mixer"},
5152d8c2 1488 /* CarkitR */
4005d39a
PU		 1489 {"CarkitR Mixer", "Voice", "Analog Voice Playback Mixer"},
1490 {"CarkitR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
1491 {"CarkitR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
9008adf9 1492 {"CarkitR PGA", NULL, "CarkitR Mixer"},
df339804 1493 /* HandsfreeL */
4005d39a
PU		 1494 {"HandsfreeL Mux", "Voice", "Analog Voice Playback Mixer"},
1495 {"HandsfreeL Mux", "AudioL1", "Analog L1 Playback Mixer"},
1496 {"HandsfreeL Mux", "AudioL2", "Analog L2 Playback Mixer"},
1497 {"HandsfreeL Mux", "AudioR2", "Analog R2 Playback Mixer"},
e3c7dbb0
LCM		 1498 {"HandsfreeL", "Switch", "HandsfreeL Mux"},
1499 {"HandsfreeL PGA", NULL, "HandsfreeL"},
df339804 1500 /* HandsfreeR */
4005d39a
PU		 1501 {"HandsfreeR Mux", "Voice", "Analog Voice Playback Mixer"},
1502 {"HandsfreeR Mux", "AudioR1", "Analog R1 Playback Mixer"},
1503 {"HandsfreeR Mux", "AudioR2", "Analog R2 Playback Mixer"},
1504 {"HandsfreeR Mux", "AudioL2", "Analog L2 Playback Mixer"},
e3c7dbb0
LCM		 1505 {"HandsfreeR", "Switch", "HandsfreeR Mux"},
1506 {"HandsfreeR PGA", NULL, "HandsfreeR"},
376f7839
PU		 1507 /* Vibra */
1508 {"Vibra Mux", "AudioL1", "DAC Left1"},
1509 {"Vibra Mux", "AudioR1", "DAC Right1"},
1510 {"Vibra Mux", "AudioL2", "DAC Left2"},
1511 {"Vibra Mux", "AudioR2", "DAC Right2"},
5e98a464 1512
cc17557e 1513 /* outputs */
7b4c734e 1514 /* Must be always connected (for AIF and APLL) */
27eeb1fe
PU		 1515 {"Virtual HiFi OUT", NULL, "DAC Left1"},
1516 {"Virtual HiFi OUT", NULL, "DAC Right1"},
1517 {"Virtual HiFi OUT", NULL, "DAC Left2"},
1518 {"Virtual HiFi OUT", NULL, "DAC Right2"},
7b4c734e
PU		 1519 /* Must be always connected (for APLL) */
1520 {"Virtual Voice OUT", NULL, "Digital Voice Playback Mixer"},
1521 /* Physical outputs */
9008adf9
PU		 1522 {"EARPIECE", NULL, "Earpiece PGA"},
1523 {"PREDRIVEL", NULL, "PredriveL PGA"},
1524 {"PREDRIVER", NULL, "PredriveR PGA"},
6943c92e
PU		 1525 {"HSOL", NULL, "HeadsetL PGA"},
1526 {"HSOR", NULL, "HeadsetR PGA"},
9008adf9
PU		 1527 {"CARKITL", NULL, "CarkitL PGA"},
1528 {"CARKITR", NULL, "CarkitR PGA"},
5a2e9a48
PU		 1529 {"HFL", NULL, "HandsfreeL PGA"},
1530 {"HFR", NULL, "HandsfreeR PGA"},
376f7839
PU		 1531 {"Vibra Route", "Audio", "Vibra Mux"},
1532 {"VIBRA", NULL, "Vibra Route"},
cc17557e 1533
276c6222 1534 /* Capture path */
7b4c734e
PU		 1535 /* Must be always connected (for AIF and APLL) */
1536 {"ADC Virtual Left1", NULL, "Virtual HiFi IN"},
1537 {"ADC Virtual Right1", NULL, "Virtual HiFi IN"},
1538 {"ADC Virtual Left2", NULL, "Virtual HiFi IN"},
1539 {"ADC Virtual Right2", NULL, "Virtual HiFi IN"},
1540 /* Physical inputs */
9028935d
PU		 1541 {"Analog Left", "Main Mic Capture Switch", "MAINMIC"},
1542 {"Analog Left", "Headset Mic Capture Switch", "HSMIC"},
1543 {"Analog Left", "AUXL Capture Switch", "AUXL"},
1544 {"Analog Left", "Carkit Mic Capture Switch", "CARKITMIC"},
276c6222 1545
9028935d
PU		 1546 {"Analog Right", "Sub Mic Capture Switch", "SUBMIC"},
1547 {"Analog Right", "AUXR Capture Switch", "AUXR"},
276c6222 1548
9028935d
PU		 1549 {"ADC Physical Left", NULL, "Analog Left"},
1550 {"ADC Physical Right", NULL, "Analog Right"},
276c6222
PU		 1551
1552 {"Digimic0 Enable", NULL, "DIGIMIC0"},
1553 {"Digimic1 Enable", NULL, "DIGIMIC1"},
1554
bda7d2a8
PU		 1555 {"DIGIMIC0", NULL, "micbias1 select"},
1556 {"DIGIMIC1", NULL, "micbias2 select"},
1557
276c6222 1558 /* TX1 Left capture path */
fb2a2f84 1559 {"TX1 Capture Route", "Analog", "ADC Physical Left"},
276c6222
PU		 1560 {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
1561 /* TX1 Right capture path */
fb2a2f84 1562 {"TX1 Capture Route", "Analog", "ADC Physical Right"},
276c6222
PU		 1563 {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
1564 /* TX2 Left capture path */
fb2a2f84 1565 {"TX2 Capture Route", "Analog", "ADC Physical Left"},
276c6222
PU		 1566 {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
1567 /* TX2 Right capture path */
fb2a2f84 1568 {"TX2 Capture Route", "Analog", "ADC Physical Right"},
276c6222
PU		 1569 {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
1570
1571 {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
1572 {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
1573 {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
1574 {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
1575
c42a59ea
PU		 1576 {"ADC Virtual Left1", NULL, "AIF Enable"},
1577 {"ADC Virtual Right1", NULL, "AIF Enable"},
1578 {"ADC Virtual Left2", NULL, "AIF Enable"},
1579 {"ADC Virtual Right2", NULL, "AIF Enable"},
1580
7393958f 1581 /* Analog bypass routes */
9028935d
PU		 1582 {"Right1 Analog Loopback", "Switch", "Analog Right"},
1583 {"Left1 Analog Loopback", "Switch", "Analog Left"},
1584 {"Right2 Analog Loopback", "Switch", "Analog Right"},
1585 {"Left2 Analog Loopback", "Switch", "Analog Left"},
1586 {"Voice Analog Loopback", "Switch", "Analog Left"},
7393958f 1587
78e08e2f
PU		 1588 /* Supply for the Analog loopbacks */
1589 {"Right1 Analog Loopback", NULL, "FM Loop Enable"},
1590 {"Left1 Analog Loopback", NULL, "FM Loop Enable"},
1591 {"Right2 Analog Loopback", NULL, "FM Loop Enable"},
1592 {"Left2 Analog Loopback", NULL, "FM Loop Enable"},
1593 {"Voice Analog Loopback", NULL, "FM Loop Enable"},
1594
7393958f
PU		 1595 {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
1596 {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
1597 {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
1598 {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
fcd274a3 1599 {"Analog Voice Playback Mixer", NULL, "Voice Analog Loopback"},
7393958f 1600
6bab83fd
PU		 1601 /* Digital bypass routes */
1602 {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
1603 {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
ee8f6894 1604 {"Voice Digital Loopback", "Volume", "TX2 Capture Route"},
6bab83fd 1605
4005d39a
PU		 1606 {"Digital R2 Playback Mixer", NULL, "Right Digital Loopback"},
1607 {"Digital L2 Playback Mixer", NULL, "Left Digital Loopback"},
1608 {"Digital Voice Playback Mixer", NULL, "Voice Digital Loopback"},
6bab83fd 1609
cc17557e
SS		 1610};
1611
cc17557e
SS		 1612static int twl4030_set_bias_level(struct snd_soc_codec *codec,
1613 enum snd_soc_bias_level level)
1614{
1615 switch (level) {
1616 case SND_SOC_BIAS_ON:
cc17557e
SS		 1617 break;
1618 case SND_SOC_BIAS_PREPARE:
cc17557e
SS		 1619 break;
1620 case SND_SOC_BIAS_STANDBY:
ce6120cc 1621 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF)
ee4ccac7 1622 twl4030_codec_enable(codec, 1);
cc17557e
SS		 1623 break;
1624 case SND_SOC_BIAS_OFF:
cbd2db12 1625 twl4030_codec_enable(codec, 0);
cc17557e
SS		 1626 break;
1627 }
ce6120cc 1628 codec->dapm.bias_level = level;
cc17557e
SS		 1629
1630 return 0;
1631}
1632
6b87a91f
PU		 1633static void twl4030_constraints(struct twl4030_priv *twl4030,
1634 struct snd_pcm_substream *mst_substream)
1635{
1636 struct snd_pcm_substream *slv_substream;
1637
1638 /* Pick the stream, which need to be constrained */
1639 if (mst_substream == twl4030->master_substream)
1640 slv_substream = twl4030->slave_substream;
1641 else if (mst_substream == twl4030->slave_substream)
1642 slv_substream = twl4030->master_substream;
1643 else /* This should not happen.. */
1644 return;
1645
1646 /* Set the constraints according to the already configured stream */
1647 snd_pcm_hw_constraint_minmax(slv_substream->runtime,
1648 SNDRV_PCM_HW_PARAM_RATE,
1649 twl4030->rate,
1650 twl4030->rate);
1651
1652 snd_pcm_hw_constraint_minmax(slv_substream->runtime,
1653 SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
1654 twl4030->sample_bits,
1655 twl4030->sample_bits);
1656
1657 snd_pcm_hw_constraint_minmax(slv_substream->runtime,
1658 SNDRV_PCM_HW_PARAM_CHANNELS,
1659 twl4030->channels,
1660 twl4030->channels);
1661}
1662
8a1f936a
PU		 1663/* In case of 4 channel mode, the RX1 L/R for playback and the TX2 L/R for
1664 * capture has to be enabled/disabled. */
1665static void twl4030_tdm_enable(struct snd_soc_codec *codec, int direction,
1666 int enable)
1667{
1668 u8 reg, mask;
1669
1670 reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
1671
1672 if (direction == SNDRV_PCM_STREAM_PLAYBACK)
1673 mask = TWL4030_ARXL1_VRX_EN | TWL4030_ARXR1_EN;
1674 else
1675 mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
1676
1677 if (enable)
1678 reg |= mask;
1679 else
1680 reg &= ~mask;
1681
1682 twl4030_write(codec, TWL4030_REG_OPTION, reg);
1683}
1684
d6648da1
PU		 1685static int twl4030_startup(struct snd_pcm_substream *substream,
1686 struct snd_soc_dai *dai)
7220b9f4
PU		 1687{
1688 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 1689 struct snd_soc_codec *codec = rtd->codec;
b2c812e2 1690 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7220b9f4 1691
dcdeda4a 1692 snd_pcm_hw_constraint_msbits(substream->runtime, 0, 32, 24);
7220b9f4 1693 if (twl4030->master_substream) {
7220b9f4 1694 twl4030->slave_substream = substream;
6b87a91f
PU		 1695 /* The DAI has one configuration for playback and capture, so
1696 * if the DAI has been already configured then constrain this
1697 * substream to match it. */
1698 if (twl4030->configured)
1699 twl4030_constraints(twl4030, twl4030->master_substream);
1700 } else {
8a1f936a
PU		 1701 if (!(twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE) &
1702 TWL4030_OPTION_1)) {
1703 /* In option2 4 channel is not supported, set the
1704 * constraint for the first stream for channels, the
1705 * second stream will 'inherit' this cosntraint */
1706 snd_pcm_hw_constraint_minmax(substream->runtime,
1707 SNDRV_PCM_HW_PARAM_CHANNELS,
1708 2, 2);
1709 }
7220b9f4 1710 twl4030->master_substream = substream;
6b87a91f 1711 }
7220b9f4
PU		 1712
1713 return 0;
1714}
1715
d6648da1
PU		 1716static void twl4030_shutdown(struct snd_pcm_substream *substream,
1717 struct snd_soc_dai *dai)
7220b9f4
PU		 1718{
1719 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 1720 struct snd_soc_codec *codec = rtd->codec;
b2c812e2 1721 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7220b9f4
PU		 1722
1723 if (twl4030->master_substream == substream)
1724 twl4030->master_substream = twl4030->slave_substream;
1725
1726 twl4030->slave_substream = NULL;
6b87a91f
PU		 1727
1728 /* If all streams are closed, or the remaining stream has not yet
1729 * been configured than set the DAI as not configured. */
1730 if (!twl4030->master_substream)
1731 twl4030->configured = 0;
1732 else if (!twl4030->master_substream->runtime->channels)
1733 twl4030->configured = 0;
8a1f936a
PU		 1734
1735 /* If the closing substream had 4 channel, do the necessary cleanup */
1736 if (substream->runtime->channels == 4)
1737 twl4030_tdm_enable(codec, substream->stream, 0);
7220b9f4
PU		 1738}
1739
cc17557e 1740static int twl4030_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB		 1741 struct snd_pcm_hw_params *params,
1742 struct snd_soc_dai *dai)
cc17557e
SS		 1743{
1744 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 1745 struct snd_soc_codec *codec = rtd->codec;
b2c812e2 1746 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
cc17557e
SS		 1747 u8 mode, old_mode, format, old_format;
1748
8a1f936a
PU		 1749 /* If the substream has 4 channel, do the necessary setup */
1750 if (params_channels(params) == 4) {
eaf1ac8b
PU		 1751 format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
1752 mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
1753
1754 /* Safety check: are we in the correct operating mode and
1755 * the interface is in TDM mode? */
1756 if ((mode & TWL4030_OPTION_1) &&
1757 ((format & TWL4030_AIF_FORMAT) == TWL4030_AIF_FORMAT_TDM))
8a1f936a
PU		 1758 twl4030_tdm_enable(codec, substream->stream, 1);
1759 else
1760 return -EINVAL;
1761 }
1762
6b87a91f
PU		 1763 if (twl4030->configured)
1764 /* Ignoring hw_params for already configured DAI */
7220b9f4
PU		 1765 return 0;
1766
cc17557e
SS		 1767 /* bit rate */
1768 old_mode = twl4030_read_reg_cache(codec,
1769 TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
1770 mode = old_mode & ~TWL4030_APLL_RATE;
1771
1772 switch (params_rate(params)) {
1773 case 8000:
1774 mode |= TWL4030_APLL_RATE_8000;
1775 break;
1776 case 11025:
1777 mode |= TWL4030_APLL_RATE_11025;
1778 break;
1779 case 12000:
1780 mode |= TWL4030_APLL_RATE_12000;
1781 break;
1782 case 16000:
1783 mode |= TWL4030_APLL_RATE_16000;
1784 break;
1785 case 22050:
1786 mode |= TWL4030_APLL_RATE_22050;
1787 break;
1788 case 24000:
1789 mode |= TWL4030_APLL_RATE_24000;
1790 break;
1791 case 32000:
1792 mode |= TWL4030_APLL_RATE_32000;
1793 break;
1794 case 44100:
1795 mode |= TWL4030_APLL_RATE_44100;
1796 break;
1797 case 48000:
1798 mode |= TWL4030_APLL_RATE_48000;
1799 break;
103f211d
PU		 1800 case 96000:
1801 mode |= TWL4030_APLL_RATE_96000;
1802 break;
cc17557e
SS		 1803 default:
1804 printk(KERN_ERR "TWL4030 hw params: unknown rate %d\n",
1805 params_rate(params));
1806 return -EINVAL;
1807 }
1808
cc17557e
SS		 1809 /* sample size */
1810 old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
1811 format = old_format;
1812 format &= ~TWL4030_DATA_WIDTH;
1813 switch (params_format(params)) {
1814 case SNDRV_PCM_FORMAT_S16_LE:
1815 format |= TWL4030_DATA_WIDTH_16S_16W;
1816 break;
dcdeda4a 1817 case SNDRV_PCM_FORMAT_S32_LE:
cc17557e
SS		 1818 format |= TWL4030_DATA_WIDTH_32S_24W;
1819 break;
1820 default:
1821 printk(KERN_ERR "TWL4030 hw params: unknown format %d\n",
1822 params_format(params));
1823 return -EINVAL;
1824 }
1825
2046f175
PU		 1826 if (format != old_format || mode != old_mode) {
1827 if (twl4030->codec_powered) {
1828 /*
1829 * If the codec is powered, than we need to toggle the
1830 * codec power.
1831 */
1832 twl4030_codec_enable(codec, 0);
1833 twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
1834 twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
1835 twl4030_codec_enable(codec, 1);
1836 } else {
1837 twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
1838 twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
1839 }
cc17557e 1840 }
6b87a91f
PU		 1841
1842 /* Store the important parameters for the DAI configuration and set
1843 * the DAI as configured */
1844 twl4030->configured = 1;
1845 twl4030->rate = params_rate(params);
1846 twl4030->sample_bits = hw_param_interval(params,
1847 SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min;
1848 twl4030->channels = params_channels(params);
1849
1850 /* If both playback and capture streams are open, and one of them
1851 * is setting the hw parameters right now (since we are here), set
1852 * constraints to the other stream to match the current one. */
1853 if (twl4030->slave_substream)
1854 twl4030_constraints(twl4030, substream);
1855
cc17557e
SS		 1856 return 0;
1857}
1858
1859static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai,
1860 int clk_id, unsigned int freq, int dir)
1861{
1862 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 1863 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
cc17557e
SS		 1864
1865 switch (freq) {
1866 case 19200000:
cc17557e 1867 case 26000000:
cc17557e 1868 case 38400000:
cc17557e
SS		 1869 break;
1870 default:
68d01955 1871 dev_err(codec->dev, "Unsupported APLL mclk: %u\n", freq);
cc17557e
SS		 1872 return -EINVAL;
1873 }
1874
68d01955
PU		 1875 if ((freq / 1000) != twl4030->sysclk) {
1876 dev_err(codec->dev,
1877 "Mismatch in APLL mclk: %u (configured: %u)\n",
1878 freq, twl4030->sysclk * 1000);
1879 return -EINVAL;
1880 }
cc17557e
SS		 1881
1882 return 0;
1883}
1884
1885static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai,
1886 unsigned int fmt)
1887{
1888 struct snd_soc_codec *codec = codec_dai->codec;
2046f175 1889 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
cc17557e
SS		 1890 u8 old_format, format;
1891
1892 /* get format */
1893 old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
1894 format = old_format;
1895
1896 /* set master/slave audio interface */
1897 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1898 case SND_SOC_DAIFMT_CBM_CFM:
1899 format &= ~(TWL4030_AIF_SLAVE_EN);
e18c94d2 1900 format &= ~(TWL4030_CLK256FS_EN);
cc17557e
SS		 1901 break;
1902 case SND_SOC_DAIFMT_CBS_CFS:
cc17557e 1903 format |= TWL4030_AIF_SLAVE_EN;
e18c94d2 1904 format |= TWL4030_CLK256FS_EN;
cc17557e
SS		 1905 break;
1906 default:
1907 return -EINVAL;
1908 }
1909
1910 /* interface format */
1911 format &= ~TWL4030_AIF_FORMAT;
1912 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1913 case SND_SOC_DAIFMT_I2S:
1914 format |= TWL4030_AIF_FORMAT_CODEC;
1915 break;
8a1f936a
PU		 1916 case SND_SOC_DAIFMT_DSP_A:
1917 format |= TWL4030_AIF_FORMAT_TDM;
1918 break;
cc17557e
SS		 1919 default:
1920 return -EINVAL;
1921 }
1922
1923 if (format != old_format) {
2046f175
PU		 1924 if (twl4030->codec_powered) {
1925 /*
1926 * If the codec is powered, than we need to toggle the
1927 * codec power.
1928 */
1929 twl4030_codec_enable(codec, 0);
1930 twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
1931 twl4030_codec_enable(codec, 1);
1932 } else {
1933 twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
1934 }
cc17557e
SS		 1935 }
1936
1937 return 0;
1938}
1939
68140443
LCM		 1940static int twl4030_set_tristate(struct snd_soc_dai *dai, int tristate)
1941{
1942 struct snd_soc_codec *codec = dai->codec;
1943 u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
1944
1945 if (tristate)
1946 reg |= TWL4030_AIF_TRI_EN;
1947 else
1948 reg &= ~TWL4030_AIF_TRI_EN;
1949
1950 return twl4030_write(codec, TWL4030_REG_AUDIO_IF, reg);
1951}
1952
b7a755a8
MLC		 1953/* In case of voice mode, the RX1 L(VRX) for downlink and the TX2 L/R
1954 * (VTXL, VTXR) for uplink has to be enabled/disabled. */
1955static void twl4030_voice_enable(struct snd_soc_codec *codec, int direction,
1956 int enable)
1957{
1958 u8 reg, mask;
1959
1960 reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
1961
1962 if (direction == SNDRV_PCM_STREAM_PLAYBACK)
1963 mask = TWL4030_ARXL1_VRX_EN;
1964 else
1965 mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
1966
1967 if (enable)
1968 reg |= mask;
1969 else
1970 reg &= ~mask;
1971
1972 twl4030_write(codec, TWL4030_REG_OPTION, reg);
1973}
1974
7154b3e8
JS		 1975static int twl4030_voice_startup(struct snd_pcm_substream *substream,
1976 struct snd_soc_dai *dai)
1977{
1978 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 1979 struct snd_soc_codec *codec = rtd->codec;
b2c812e2 1980 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7154b3e8
JS		 1981 u8 mode;
1982
1983 /* If the system master clock is not 26MHz, the voice PCM interface is
25985edc 1984 * not available.
7154b3e8 1985 */
68d01955
PU		 1986 if (twl4030->sysclk != 26000) {
1987 dev_err(codec->dev, "The board is configured for %u Hz, while"
1988 "the Voice interface needs 26MHz APLL mclk\n",
1989 twl4030->sysclk * 1000);
7154b3e8
JS		 1990 return -EINVAL;
1991 }
1992
1993 /* If the codec mode is not option2, the voice PCM interface is not
25985edc 1994 * available.
7154b3e8
JS		 1995 */
1996 mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
1997 & TWL4030_OPT_MODE;
1998
1999 if (mode != TWL4030_OPTION_2) {
2000 printk(KERN_ERR "TWL4030 voice startup: "
2001 "the codec mode is not option2\n");
2002 return -EINVAL;
2003 }
2004
2005 return 0;
2006}
2007
b7a755a8
MLC		 2008static void twl4030_voice_shutdown(struct snd_pcm_substream *substream,
2009 struct snd_soc_dai *dai)
2010{
2011 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 2012 struct snd_soc_codec *codec = rtd->codec;
b7a755a8
MLC		 2013
2014 /* Enable voice digital filters */
2015 twl4030_voice_enable(codec, substream->stream, 0);
2016}
2017
7154b3e8
JS		 2018static int twl4030_voice_hw_params(struct snd_pcm_substream *substream,
2019 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
2020{
2021 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 2022 struct snd_soc_codec *codec = rtd->codec;
2046f175 2023 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7154b3e8
JS		 2024 u8 old_mode, mode;
2025
b7a755a8
MLC		 2026 /* Enable voice digital filters */
2027 twl4030_voice_enable(codec, substream->stream, 1);
2028
7154b3e8
JS		 2029 /* bit rate */
2030 old_mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
2031 & ~(TWL4030_CODECPDZ);
2032 mode = old_mode;
2033
2034 switch (params_rate(params)) {
2035 case 8000:
2036 mode &= ~(TWL4030_SEL_16K);
2037 break;
2038 case 16000:
2039 mode |= TWL4030_SEL_16K;
2040 break;
2041 default:
2042 printk(KERN_ERR "TWL4030 voice hw params: unknown rate %d\n",
2043 params_rate(params));
2044 return -EINVAL;
2045 }
2046
2047 if (mode != old_mode) {
2046f175
PU		 2048 if (twl4030->codec_powered) {
2049 /*
2050 * If the codec is powered, than we need to toggle the
2051 * codec power.
2052 */
2053 twl4030_codec_enable(codec, 0);
2054 twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
2055 twl4030_codec_enable(codec, 1);
2056 } else {
2057 twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
2058 }
7154b3e8
JS		 2059 }
2060
2061 return 0;
2062}
2063
2064static int twl4030_voice_set_dai_sysclk(struct snd_soc_dai *codec_dai,
2065 int clk_id, unsigned int freq, int dir)
2066{
2067 struct snd_soc_codec *codec = codec_dai->codec;
d4a8ca24 2068 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7154b3e8 2069
68d01955
PU		 2070 if (freq != 26000000) {
2071 dev_err(codec->dev, "Unsupported APLL mclk: %u, the Voice"
2072 "interface needs 26MHz APLL mclk\n", freq);
2073 return -EINVAL;
2074 }
2075 if ((freq / 1000) != twl4030->sysclk) {
2076 dev_err(codec->dev,
2077 "Mismatch in APLL mclk: %u (configured: %u)\n",
2078 freq, twl4030->sysclk * 1000);
7154b3e8
JS		 2079 return -EINVAL;
2080 }
7154b3e8
JS		 2081 return 0;
2082}
2083
2084static int twl4030_voice_set_dai_fmt(struct snd_soc_dai *codec_dai,
2085 unsigned int fmt)
2086{
2087 struct snd_soc_codec *codec = codec_dai->codec;
2046f175 2088 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
7154b3e8
JS		 2089 u8 old_format, format;
2090
2091 /* get format */
2092 old_format = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
2093 format = old_format;
2094
2095 /* set master/slave audio interface */
2096 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
c264301c 2097 case SND_SOC_DAIFMT_CBM_CFM:
7154b3e8
JS		 2098 format &= ~(TWL4030_VIF_SLAVE_EN);
2099 break;
2100 case SND_SOC_DAIFMT_CBS_CFS:
2101 format |= TWL4030_VIF_SLAVE_EN;
2102 break;
2103 default:
2104 return -EINVAL;
2105 }
2106
2107 /* clock inversion */
2108 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
2109 case SND_SOC_DAIFMT_IB_NF:
2110 format &= ~(TWL4030_VIF_FORMAT);
2111 break;
2112 case SND_SOC_DAIFMT_NB_IF:
2113 format |= TWL4030_VIF_FORMAT;
2114 break;
2115 default:
2116 return -EINVAL;
2117 }
2118
2119 if (format != old_format) {
2046f175
PU		 2120 if (twl4030->codec_powered) {
2121 /*
2122 * If the codec is powered, than we need to toggle the
2123 * codec power.
2124 */
2125 twl4030_codec_enable(codec, 0);
2126 twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
2127 twl4030_codec_enable(codec, 1);
2128 } else {
2129 twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
2130 }
7154b3e8
JS		 2131 }
2132
2133 return 0;
2134}
2135
68140443
LCM		 2136static int twl4030_voice_set_tristate(struct snd_soc_dai *dai, int tristate)
2137{
2138 struct snd_soc_codec *codec = dai->codec;
2139 u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
2140
2141 if (tristate)
2142 reg |= TWL4030_VIF_TRI_EN;
2143 else
2144 reg &= ~TWL4030_VIF_TRI_EN;
2145
2146 return twl4030_write(codec, TWL4030_REG_VOICE_IF, reg);
2147}
2148
bbba9444 2149#define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
dcdeda4a 2150#define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
cc17557e 2151
85e7652d 2152static const struct snd_soc_dai_ops twl4030_dai_hifi_ops = {
7220b9f4
PU		 2153 .startup = twl4030_startup,
2154 .shutdown = twl4030_shutdown,
10d9e3d9
JS		 2155 .hw_params = twl4030_hw_params,
2156 .set_sysclk = twl4030_set_dai_sysclk,
2157 .set_fmt = twl4030_set_dai_fmt,
68140443 2158 .set_tristate = twl4030_set_tristate,
10d9e3d9
JS		 2159};
2160
85e7652d 2161static const struct snd_soc_dai_ops twl4030_dai_voice_ops = {
7154b3e8 2162 .startup = twl4030_voice_startup,
b7a755a8 2163 .shutdown = twl4030_voice_shutdown,
7154b3e8
JS		 2164 .hw_params = twl4030_voice_hw_params,
2165 .set_sysclk = twl4030_voice_set_dai_sysclk,
2166 .set_fmt = twl4030_voice_set_dai_fmt,
68140443 2167 .set_tristate = twl4030_voice_set_tristate,
7154b3e8
JS		 2168};
2169
f0fba2ad 2170static struct snd_soc_dai_driver twl4030_dai[] = {
7154b3e8 2171{
f0fba2ad 2172 .name = "twl4030-hifi",
cc17557e 2173 .playback = {
b4852b79 2174 .stream_name = "HiFi Playback",
cc17557e 2175 .channels_min = 2,
8a1f936a 2176 .channels_max = 4,
31ad0f31 2177 .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
cc17557e
SS		 2178 .formats = TWL4030_FORMATS,},
2179 .capture = {
2180 .stream_name = "Capture",
2181 .channels_min = 2,
8a1f936a 2182 .channels_max = 4,
cc17557e
SS		 2183 .rates = TWL4030_RATES,
2184 .formats = TWL4030_FORMATS,},
f0fba2ad 2185 .ops = &twl4030_dai_hifi_ops,
7154b3e8
JS		 2186},
2187{
f0fba2ad 2188 .name = "twl4030-voice",
7154b3e8 2189 .playback = {
b4852b79 2190 .stream_name = "Voice Playback",
7154b3e8
JS		 2191 .channels_min = 1,
2192 .channels_max = 1,
2193 .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
2194 .formats = SNDRV_PCM_FMTBIT_S16_LE,},
2195 .capture = {
2196 .stream_name = "Capture",
2197 .channels_min = 1,
2198 .channels_max = 2,
2199 .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
2200 .formats = SNDRV_PCM_FMTBIT_S16_LE,},
2201 .ops = &twl4030_dai_voice_ops,
2202},
cc17557e 2203};
cc17557e 2204
f0fba2ad 2205static int twl4030_soc_suspend(struct snd_soc_codec *codec, pm_message_t state)
cc17557e 2206{
cc17557e 2207 twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
cc17557e
SS		 2208 return 0;
2209}
2210
f0fba2ad 2211static int twl4030_soc_resume(struct snd_soc_codec *codec)
cc17557e 2212{
cc17557e 2213 twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
cc17557e
SS		 2214 return 0;
2215}
2216
f0fba2ad 2217static int twl4030_soc_probe(struct snd_soc_codec *codec)
cc17557e 2218{
f0fba2ad 2219 struct twl4030_priv *twl4030;
9da28c7b 2220
f0fba2ad
LG		 2221 twl4030 = kzalloc(sizeof(struct twl4030_priv), GFP_KERNEL);
2222 if (twl4030 == NULL) {
2223 printk("Can not allocate memroy\n");
2224 return -ENOMEM;
cc17557e 2225 }
f0fba2ad
LG		 2226 snd_soc_codec_set_drvdata(codec, twl4030);
2227 /* Set the defaults, and power up the codec */
57fe7251 2228 twl4030->sysclk = twl4030_audio_get_mclk() / 1000;
ce6120cc 2229 codec->dapm.idle_bias_off = 1;
f0fba2ad
LG		 2230
2231 twl4030_init_chip(codec);
cc17557e 2232
7a1fecf5 2233 return 0;
cc17557e
SS		 2234}
2235
f0fba2ad 2236static int twl4030_soc_remove(struct snd_soc_codec *codec)
cc17557e 2237{
5b3b0fa8
AL		 2238 struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
2239
5dcba5d6
PU		 2240 /* Reset registers to their chip default before leaving */
2241 twl4030_reset_registers(codec);
7a1fecf5 2242 twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
5b3b0fa8 2243 kfree(twl4030);
7a1fecf5
PU		 2244 return 0;
2245}
2246
f0fba2ad
LG		 2247static struct snd_soc_codec_driver soc_codec_dev_twl4030 = {
2248 .probe = twl4030_soc_probe,
2249 .remove = twl4030_soc_remove,
2250 .suspend = twl4030_soc_suspend,
2251 .resume = twl4030_soc_resume,
2252 .read = twl4030_read_reg_cache,
2253 .write = twl4030_write,
2254 .set_bias_level = twl4030_set_bias_level,
2255 .reg_cache_size = sizeof(twl4030_reg),
2256 .reg_word_size = sizeof(u8),
2257 .reg_cache_default = twl4030_reg,
f7c93f01
PU		 2258
2259 .controls = twl4030_snd_controls,
2260 .num_controls = ARRAY_SIZE(twl4030_snd_controls),
2261 .dapm_widgets = twl4030_dapm_widgets,
2262 .num_dapm_widgets = ARRAY_SIZE(twl4030_dapm_widgets),
2263 .dapm_routes = intercon,
2264 .num_dapm_routes = ARRAY_SIZE(intercon),
f0fba2ad
LG		 2265};
2266
7a1fecf5
PU		 2267static int __devinit twl4030_codec_probe(struct platform_device *pdev)
2268{
4ae6df5e 2269 struct twl4030_codec_data *pdata = pdev->dev.platform_data;
cc17557e 2270
68d01955
PU		 2271 if (!pdata) {
2272 dev_err(&pdev->dev, "platform_data is missing\n");
7a1fecf5
PU		 2273 return -EINVAL;
2274 }
cc17557e 2275
f0fba2ad
LG		 2276 return snd_soc_register_codec(&pdev->dev, &soc_codec_dev_twl4030,
2277 twl4030_dai, ARRAY_SIZE(twl4030_dai));
cc17557e
SS		 2278}
2279
7a1fecf5 2280static int __devexit twl4030_codec_remove(struct platform_device *pdev)
cc17557e 2281{
f0fba2ad 2282 snd_soc_unregister_codec(&pdev->dev);
cc17557e
SS		 2283 return 0;
2284}
2285
f0fba2ad 2286MODULE_ALIAS("platform:twl4030-codec");
7a1fecf5
PU		 2287
2288static struct platform_driver twl4030_codec_driver = {
2289 .probe = twl4030_codec_probe,
2290 .remove = __devexit_p(twl4030_codec_remove),
2291 .driver = {
f0fba2ad 2292 .name = "twl4030-codec",
7a1fecf5
PU		 2293 .owner = THIS_MODULE,
2294 },
cc17557e 2295};
cc17557e 2296
24e07db8 2297static int __init twl4030_modinit(void)
64089b84 2298{
7a1fecf5 2299 return platform_driver_register(&twl4030_codec_driver);
64089b84 2300}
24e07db8 2301module_init(twl4030_modinit);
64089b84
MB		 2302
2303static void __exit twl4030_exit(void)
2304{
7a1fecf5 2305 platform_driver_unregister(&twl4030_codec_driver);
64089b84
MB		 2306}
2307module_exit(twl4030_exit);
2308
cc17557e
SS		 2309MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
2310MODULE_AUTHOR("Steve Sakoman");
2311MODULE_LICENSE("GPL");
Linux 6.x block layer and io_uring tree(s)