projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'i2c-for-6.9-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/wsa...
[linux-block.git] / sound / soc / codecs / tlv320aic23.c
CommitLineData
d2912cb1 1// SPDX-License-Identifier: GPL-2.0-only
c1f27190
AK		 2/*
3 * ALSA SoC TLV320AIC23 codec driver
4 *
5 * Author: Arun KS, <arunks@mistralsolutions.com>
6 * Copyright: (C) 2008 Mistral Solutions Pvt Ltd.,
7 *
8 * Based on sound/soc/codecs/wm8731.c by Richard Purdie
9 *
c1f27190
AK		 10 * Notes:
11 * The AIC23 is a driver for a low power stereo audio
12 * codec tlv320aic23
13 *
14 * The machine layer should disable unsupported inputs/outputs by
15 * snd_soc_dapm_disable_pin(codec, "LHPOUT"), etc.
16 */
17
18#include <linux/module.h>
19#include <linux/moduleparam.h>
20#include <linux/init.h>
21#include <linux/delay.h>
22#include <linux/pm.h>
4aa11d67 23#include <linux/regmap.h>
5a0e3ad6 24#include <linux/slab.h>
c1f27190
AK		 25#include <sound/core.h>
26#include <sound/pcm.h>
27#include <sound/pcm_params.h>
28#include <sound/soc.h>
c1f27190
AK		 29#include <sound/tlv.h>
30#include <sound/initval.h>
31
32#include "tlv320aic23.h"
33
c1f27190
AK		 34/*
35 * AIC23 register cache
36 */
4aa11d67
MB		 37static const struct reg_default tlv320aic23_reg[] = {
38 { 0, 0x0097 },
39 { 1, 0x0097 },
40 { 2, 0x00F9 },
41 { 3, 0x00F9 },
42 { 4, 0x001A },
43 { 5, 0x0004 },
44 { 6, 0x0007 },
45 { 7, 0x0001 },
46 { 8, 0x0020 },
47 { 9, 0x0000 },
48};
49
b3fc5725 50const struct regmap_config tlv320aic23_regmap = {
4aa11d67
MB		 51 .reg_bits = 7,
52 .val_bits = 9,
53
54 .max_register = TLV320AIC23_RESET,
55 .reg_defaults = tlv320aic23_reg,
56 .num_reg_defaults = ARRAY_SIZE(tlv320aic23_reg),
57 .cache_type = REGCACHE_RBTREE,
c1f27190 58};
40423285 59EXPORT_SYMBOL(tlv320aic23_regmap);
c1f27190 60
c1f27190
AK		 61static const char *rec_src_text[] = { "Line", "Mic" };
62static const char *deemph_text[] = {"None", "32Khz", "44.1Khz", "48Khz"};
c1f27190 63
806057cc
TI		 64static SOC_ENUM_SINGLE_DECL(rec_src_enum,
65 TLV320AIC23_ANLG, 2, rec_src_text);
c1f27190
AK		 66
67static const struct snd_kcontrol_new tlv320aic23_rec_src_mux_controls =
68SOC_DAPM_ENUM("Input Select", rec_src_enum);
69
806057cc
TI		 70static SOC_ENUM_SINGLE_DECL(tlv320aic23_deemph,
71 TLV320AIC23_DIGT, 1, deemph_text);
c1f27190
AK		 72
73static const DECLARE_TLV_DB_SCALE(out_gain_tlv, -12100, 100, 0);
74static const DECLARE_TLV_DB_SCALE(input_gain_tlv, -1725, 75, 0);
df91ddf1
AK		 75static const DECLARE_TLV_DB_SCALE(sidetone_vol_tlv, -1800, 300, 0);
76
77static int snd_soc_tlv320aic23_put_volsw(struct snd_kcontrol *kcontrol,
78 struct snd_ctl_elem_value *ucontrol)
79{
ff06ac2a 80 struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
df91ddf1
AK		 81 u16 val, reg;
82
83 val = (ucontrol->value.integer.value[0] & 0x07);
84
85 /* linear conversion to userspace
86 * 000 = -6db
87 * 001 = -9db
88 * 010 = -12db
89 * 011 = -18db (Min)
90 * 100 = 0db (Max)
91 */
92 val = (val >= 4) ? 4 : (3 - val);
93
e348cf54 94 reg = snd_soc_component_read(component, TLV320AIC23_ANLG) & (~0x1C0);
ff06ac2a 95 snd_soc_component_write(component, TLV320AIC23_ANLG, reg | (val << 6));
df91ddf1
AK		 96
97 return 0;
98}
99
100static int snd_soc_tlv320aic23_get_volsw(struct snd_kcontrol *kcontrol,
101 struct snd_ctl_elem_value *ucontrol)
102{
ff06ac2a 103 struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
df91ddf1
AK		 104 u16 val;
105
e348cf54 106 val = snd_soc_component_read(component, TLV320AIC23_ANLG) & (0x1C0);
df91ddf1
AK		 107 val = val >> 6;
108 val = (val >= 4) ? 4 : (3 - val);
109 ucontrol->value.integer.value[0] = val;
110 return 0;
111
112}
113
c1f27190
AK		 114static const struct snd_kcontrol_new tlv320aic23_snd_controls[] = {
115 SOC_DOUBLE_R_TLV("Digital Playback Volume", TLV320AIC23_LCHNVOL,
116 TLV320AIC23_RCHNVOL, 0, 127, 0, out_gain_tlv),
117 SOC_SINGLE("Digital Playback Switch", TLV320AIC23_DIGT, 3, 1, 1),
118 SOC_DOUBLE_R("Line Input Switch", TLV320AIC23_LINVOL,
119 TLV320AIC23_RINVOL, 7, 1, 0),
120 SOC_DOUBLE_R_TLV("Line Input Volume", TLV320AIC23_LINVOL,
121 TLV320AIC23_RINVOL, 0, 31, 0, input_gain_tlv),
122 SOC_SINGLE("Mic Input Switch", TLV320AIC23_ANLG, 1, 1, 1),
123 SOC_SINGLE("Mic Booster Switch", TLV320AIC23_ANLG, 0, 1, 0),
0f9887d1
PU		 124 SOC_SINGLE_EXT_TLV("Sidetone Volume", TLV320AIC23_ANLG, 6, 4, 0,
125 snd_soc_tlv320aic23_get_volsw,
126 snd_soc_tlv320aic23_put_volsw, sidetone_vol_tlv),
c1f27190
AK		 127 SOC_ENUM("Playback De-emphasis", tlv320aic23_deemph),
128};
129
c1f27190
AK		 130/* PGA Mixer controls for Line and Mic switch */
131static const struct snd_kcontrol_new tlv320aic23_output_mixer_controls[] = {
132 SOC_DAPM_SINGLE("Line Bypass Switch", TLV320AIC23_ANLG, 3, 1, 0),
133 SOC_DAPM_SINGLE("Mic Sidetone Switch", TLV320AIC23_ANLG, 5, 1, 0),
134 SOC_DAPM_SINGLE("Playback Switch", TLV320AIC23_ANLG, 4, 1, 0),
135};
136
137static const struct snd_soc_dapm_widget tlv320aic23_dapm_widgets[] = {
138 SND_SOC_DAPM_DAC("DAC", "Playback", TLV320AIC23_PWR, 3, 1),
139 SND_SOC_DAPM_ADC("ADC", "Capture", TLV320AIC23_PWR, 2, 1),
140 SND_SOC_DAPM_MUX("Capture Source", SND_SOC_NOPM, 0, 0,
141 &tlv320aic23_rec_src_mux_controls),
142 SND_SOC_DAPM_MIXER("Output Mixer", TLV320AIC23_PWR, 4, 1,
143 &tlv320aic23_output_mixer_controls[0],
144 ARRAY_SIZE(tlv320aic23_output_mixer_controls)),
145 SND_SOC_DAPM_PGA("Line Input", TLV320AIC23_PWR, 0, 1, NULL, 0),
146 SND_SOC_DAPM_PGA("Mic Input", TLV320AIC23_PWR, 1, 1, NULL, 0),
147
148 SND_SOC_DAPM_OUTPUT("LHPOUT"),
149 SND_SOC_DAPM_OUTPUT("RHPOUT"),
150 SND_SOC_DAPM_OUTPUT("LOUT"),
151 SND_SOC_DAPM_OUTPUT("ROUT"),
152
153 SND_SOC_DAPM_INPUT("LLINEIN"),
154 SND_SOC_DAPM_INPUT("RLINEIN"),
155
156 SND_SOC_DAPM_INPUT("MICIN"),
157};
158
a7dca707 159static const struct snd_soc_dapm_route tlv320aic23_intercon[] = {
c1f27190
AK		 160 /* Output Mixer */
161 {"Output Mixer", "Line Bypass Switch", "Line Input"},
162 {"Output Mixer", "Playback Switch", "DAC"},
163 {"Output Mixer", "Mic Sidetone Switch", "Mic Input"},
164
165 /* Outputs */
166 {"RHPOUT", NULL, "Output Mixer"},
167 {"LHPOUT", NULL, "Output Mixer"},
168 {"LOUT", NULL, "Output Mixer"},
169 {"ROUT", NULL, "Output Mixer"},
170
171 /* Inputs */
a03faba9
LD		 172 {"Line Input", NULL, "LLINEIN"},
173 {"Line Input", NULL, "RLINEIN"},
174 {"Mic Input", NULL, "MICIN"},
c1f27190
AK		 175
176 /* input mux */
177 {"Capture Source", "Line", "Line Input"},
178 {"Capture Source", "Mic", "Mic Input"},
179 {"ADC", NULL, "Capture Source"},
180
181};
182
26df91c3
TK		 183/* AIC23 driver data */
184struct aic23 {
4aa11d67 185 struct regmap *regmap;
26df91c3
TK		 186 int mclk;
187 int requested_adc;
188 int requested_dac;
189};
190
191/*
192 * Common Crystals used
193 * 11.2896 Mhz /128 = *88.2k /192 = 58.8k
194 * 12.0000 Mhz /125 = *96k /136 = 88.235K
195 * 12.2880 Mhz /128 = *96k /192 = 64k
196 * 16.9344 Mhz /128 = 132.3k /192 = *88.2k
197 * 18.4320 Mhz /128 = 144k /192 = *96k
198 */
199
200/*
201 * Normal BOSR 0-256/2 = 128, 1-384/2 = 192
202 * USB BOSR 0-250/2 = 125, 1-272/2 = 136
203 */
204static const int bosr_usb_divisor_table[] = {
205 128, 125, 192, 136
206};
207#define LOWER_GROUP ((1<<0) | (1<<1) | (1<<2) | (1<<3) | (1<<6) | (1<<7))
208#define UPPER_GROUP ((1<<8) | (1<<9) | (1<<10) | (1<<11) | (1<<15))
209static const unsigned short sr_valid_mask[] = {
210 LOWER_GROUP|UPPER_GROUP, /* Normal, bosr - 0*/
26df91c3 211 LOWER_GROUP, /* Usb, bosr - 0*/
bab02124 212 LOWER_GROUP|UPPER_GROUP, /* Normal, bosr - 1*/
26df91c3
TK		 213 UPPER_GROUP, /* Usb, bosr - 1*/
214};
215/*
216 * Every divisor is a factor of 11*12
217 */
218#define SR_MULT (11*12)
ccff4b15 219#define A(x) (SR_MULT/x)
26df91c3 220static const unsigned char sr_adc_mult_table[] = {
ccff4b15
TK		 221 A(2), A(2), A(12), A(12), 0, 0, A(3), A(1),
222 A(2), A(2), A(11), A(11), 0, 0, 0, A(1)
26df91c3
TK		 223};
224static const unsigned char sr_dac_mult_table[] = {
ccff4b15
TK		 225 A(2), A(12), A(2), A(12), 0, 0, A(3), A(1),
226 A(2), A(11), A(2), A(11), 0, 0, 0, A(1)
c1f27190
AK		 227};
228
26df91c3
TK		 229static unsigned get_score(int adc, int adc_l, int adc_h, int need_adc,
230 int dac, int dac_l, int dac_h, int need_dac)
231{
232 if ((adc >= adc_l) && (adc <= adc_h) &&
233 (dac >= dac_l) && (dac <= dac_h)) {
234 int diff_adc = need_adc - adc;
235 int diff_dac = need_dac - dac;
236 return abs(diff_adc) + abs(diff_dac);
237 }
238 return UINT_MAX;
239}
240
241static int find_rate(int mclk, u32 need_adc, u32 need_dac)
242{
243 int i, j;
244 int best_i = -1;
245 int best_j = -1;
246 int best_div = 0;
247 unsigned best_score = UINT_MAX;
248 int adc_l, adc_h, dac_l, dac_h;
249
250 need_adc *= SR_MULT;
251 need_dac *= SR_MULT;
252 /*
253 * rates given are +/- 1/32
254 */
255 adc_l = need_adc - (need_adc >> 5);
256 adc_h = need_adc + (need_adc >> 5);
257 dac_l = need_dac - (need_dac >> 5);
258 dac_h = need_dac + (need_dac >> 5);
8d702f23 259 for (i = 0; i < ARRAY_SIZE(bosr_usb_divisor_table); i++) {
26df91c3
TK		 260 int base = mclk / bosr_usb_divisor_table[i];
261 int mask = sr_valid_mask[i];
8d702f23
MB		 262 for (j = 0; j < ARRAY_SIZE(sr_adc_mult_table);
263 j++, mask >>= 1) {
26df91c3
TK		 264 int adc;
265 int dac;
266 int score;
267 if ((mask & 1) == 0)
268 continue;
269 adc = base * sr_adc_mult_table[j];
270 dac = base * sr_dac_mult_table[j];
271 score = get_score(adc, adc_l, adc_h, need_adc,
272 dac, dac_l, dac_h, need_dac);
273 if (best_score > score) {
274 best_score = score;
275 best_i = i;
276 best_j = j;
277 best_div = 0;
278 }
279 score = get_score((adc >> 1), adc_l, adc_h, need_adc,
280 (dac >> 1), dac_l, dac_h, need_dac);
281 /* prefer to have a /2 */
282 if ((score != UINT_MAX) && (best_score >= score)) {
283 best_score = score;
284 best_i = i;
285 best_j = j;
286 best_div = 1;
287 }
288 }
289 }
290 return (best_j << 2) | best_i | (best_div << TLV320AIC23_CLKIN_SHIFT);
291}
292
8d702f23 293#ifdef DEBUG
ff06ac2a 294static void get_current_sample_rates(struct snd_soc_component *component, int mclk,
26df91c3
TK		 295 u32 *sample_rate_adc, u32 *sample_rate_dac)
296{
e348cf54 297 int src = snd_soc_component_read(component, TLV320AIC23_SRATE);
26df91c3
TK		 298 int sr = (src >> 2) & 0x0f;
299 int val = (mclk / bosr_usb_divisor_table[src & 3]);
300 int adc = (val * sr_adc_mult_table[sr]) / SR_MULT;
301 int dac = (val * sr_dac_mult_table[sr]) / SR_MULT;
302 if (src & TLV320AIC23_CLKIN_HALF) {
303 adc >>= 1;
304 dac >>= 1;
305 }
306 *sample_rate_adc = adc;
307 *sample_rate_dac = dac;
308}
8d702f23 309#endif
26df91c3 310
ff06ac2a 311static int set_sample_rate_control(struct snd_soc_component *component, int mclk,
26df91c3
TK		 312 u32 sample_rate_adc, u32 sample_rate_dac)
313{
314 /* Search for the right sample rate */
315 int data = find_rate(mclk, sample_rate_adc, sample_rate_dac);
316 if (data < 0) {
317 printk(KERN_ERR "%s:Invalid rate %u,%u requested\n",
318 __func__, sample_rate_adc, sample_rate_dac);
319 return -EINVAL;
320 }
ff06ac2a 321 snd_soc_component_write(component, TLV320AIC23_SRATE, data);
8d702f23
MB		 322#ifdef DEBUG
323 {
324 u32 adc, dac;
ff06ac2a 325 get_current_sample_rates(component, mclk, &adc, &dac);
26df91c3
TK		 326 printk(KERN_DEBUG "actual samplerate = %u,%u reg=%x\n",
327 adc, dac, data);
328 }
8d702f23 329#endif
26df91c3
TK		 330 return 0;
331}
332
c1f27190 333static int tlv320aic23_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB		 334 struct snd_pcm_hw_params *params,
335 struct snd_soc_dai *dai)
c1f27190 336{
ff06ac2a 337 struct snd_soc_component *component = dai->component;
26df91c3
TK		 338 u16 iface_reg;
339 int ret;
ff06ac2a 340 struct aic23 *aic23 = snd_soc_component_get_drvdata(component);
26df91c3
TK		 341 u32 sample_rate_adc = aic23->requested_adc;
342 u32 sample_rate_dac = aic23->requested_dac;
343 u32 sample_rate = params_rate(params);
344
345 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
346 aic23->requested_dac = sample_rate_dac = sample_rate;
347 if (!sample_rate_adc)
348 sample_rate_adc = sample_rate;
349 } else {
350 aic23->requested_adc = sample_rate_adc = sample_rate;
351 if (!sample_rate_dac)
352 sample_rate_dac = sample_rate;
353 }
ff06ac2a 354 ret = set_sample_rate_control(component, aic23->mclk, sample_rate_adc,
26df91c3
TK		 355 sample_rate_dac);
356 if (ret < 0)
357 return ret;
c1f27190 358
e348cf54 359 iface_reg = snd_soc_component_read(component, TLV320AIC23_DIGT_FMT) & ~(0x03 << 2);
f9dfbf91 360
08074dc1
MB		 361 switch (params_width(params)) {
362 case 16:
c1f27190 363 break;
08074dc1 364 case 20:
c1f27190
AK		 365 iface_reg |= (0x01 << 2);
366 break;
08074dc1 367 case 24:
c1f27190
AK		 368 iface_reg |= (0x02 << 2);
369 break;
08074dc1 370 case 32:
c1f27190
AK		 371 iface_reg |= (0x03 << 2);
372 break;
373 }
ff06ac2a 374 snd_soc_component_write(component, TLV320AIC23_DIGT_FMT, iface_reg);
c1f27190
AK		 375
376 return 0;
377}
378
dee89c4d
MB		 379static int tlv320aic23_pcm_prepare(struct snd_pcm_substream *substream,
380 struct snd_soc_dai *dai)
c1f27190 381{
ff06ac2a 382 struct snd_soc_component *component = dai->component;
c1f27190
AK		 383
384 /* set active */
ff06ac2a 385 snd_soc_component_write(component, TLV320AIC23_ACTIVE, 0x0001);
c1f27190
AK		 386
387 return 0;
388}
389
dee89c4d
MB		 390static void tlv320aic23_shutdown(struct snd_pcm_substream *substream,
391 struct snd_soc_dai *dai)
c1f27190 392{
ff06ac2a
KM		 393 struct snd_soc_component *component = dai->component;
394 struct aic23 *aic23 = snd_soc_component_get_drvdata(component);
c1f27190
AK		 395
396 /* deactivate */
5e518edd 397 if (!snd_soc_component_active(component)) {
c1f27190 398 udelay(50);
ff06ac2a 399 snd_soc_component_write(component, TLV320AIC23_ACTIVE, 0x0);
c1f27190 400 }
26df91c3
TK		 401 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
402 aic23->requested_dac = 0;
403 else
404 aic23->requested_adc = 0;
c1f27190
AK		 405}
406
960af79d 407static int tlv320aic23_mute(struct snd_soc_dai *dai, int mute, int direction)
c1f27190 408{
ff06ac2a 409 struct snd_soc_component *component = dai->component;
c1f27190
AK		 410 u16 reg;
411
e348cf54 412 reg = snd_soc_component_read(component, TLV320AIC23_DIGT);
c1f27190
AK		 413 if (mute)
414 reg |= TLV320AIC23_DACM_MUTE;
415
416 else
417 reg &= ~TLV320AIC23_DACM_MUTE;
418
ff06ac2a 419 snd_soc_component_write(component, TLV320AIC23_DIGT, reg);
c1f27190
AK		 420
421 return 0;
422}
423
424static int tlv320aic23_set_dai_fmt(struct snd_soc_dai *codec_dai,
425 unsigned int fmt)
426{
ff06ac2a 427 struct snd_soc_component *component = codec_dai->component;
c1f27190
AK		 428 u16 iface_reg;
429
e348cf54 430 iface_reg = snd_soc_component_read(component, TLV320AIC23_DIGT_FMT) & (~0x03);
c1f27190 431
b9ff35c7
MB		 432 switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {
433 case SND_SOC_DAIFMT_CBP_CFP:
c1f27190
AK		 434 iface_reg |= TLV320AIC23_MS_MASTER;
435 break;
b9ff35c7 436 case SND_SOC_DAIFMT_CBC_CFC:
b01a3d69 437 iface_reg &= ~TLV320AIC23_MS_MASTER;
c1f27190
AK		 438 break;
439 default:
440 return -EINVAL;
441
442 }
443
444 /* interface format */
445 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
446 case SND_SOC_DAIFMT_I2S:
447 iface_reg |= TLV320AIC23_FOR_I2S;
448 break;
894bf92f
PU		 449 case SND_SOC_DAIFMT_DSP_A:
450 iface_reg |= TLV320AIC23_LRP_ON;
3e146b55 451 fallthrough;
bd25867a 452 case SND_SOC_DAIFMT_DSP_B:
c1f27190
AK		 453 iface_reg |= TLV320AIC23_FOR_DSP;
454 break;
455 case SND_SOC_DAIFMT_RIGHT_J:
456 break;
457 case SND_SOC_DAIFMT_LEFT_J:
458 iface_reg |= TLV320AIC23_FOR_LJUST;
459 break;
460 default:
461 return -EINVAL;
462
463 }
464
ff06ac2a 465 snd_soc_component_write(component, TLV320AIC23_DIGT_FMT, iface_reg);
c1f27190
AK		 466
467 return 0;
468}
469
470static int tlv320aic23_set_dai_sysclk(struct snd_soc_dai *codec_dai,
471 int clk_id, unsigned int freq, int dir)
472{
f0fba2ad 473 struct aic23 *aic23 = snd_soc_dai_get_drvdata(codec_dai);
26df91c3
TK		 474 aic23->mclk = freq;
475 return 0;
c1f27190
AK		 476}
477
ff06ac2a 478static int tlv320aic23_set_bias_level(struct snd_soc_component *component,
c1f27190
AK		 479 enum snd_soc_bias_level level)
480{
e348cf54 481 u16 reg = snd_soc_component_read(component, TLV320AIC23_PWR) & 0x17f;
c1f27190
AK		 482
483 switch (level) {
484 case SND_SOC_BIAS_ON:
485 /* vref/mid, osc on, dac unmute */
3d5a4516
EB		 486 reg &= ~(TLV320AIC23_DEVICE_PWR_OFF | TLV320AIC23_OSC_OFF | \
487 TLV320AIC23_DAC_OFF);
ff06ac2a 488 snd_soc_component_write(component, TLV320AIC23_PWR, reg);
c1f27190
AK		 489 break;
490 case SND_SOC_BIAS_PREPARE:
491 break;
492 case SND_SOC_BIAS_STANDBY:
493 /* everything off except vref/vmid, */
ff06ac2a 494 snd_soc_component_write(component, TLV320AIC23_PWR,
f9dfbf91 495 reg | TLV320AIC23_CLK_OFF);
c1f27190
AK		 496 break;
497 case SND_SOC_BIAS_OFF:
498 /* everything off, dac mute, inactive */
ff06ac2a
KM		 499 snd_soc_component_write(component, TLV320AIC23_ACTIVE, 0x0);
500 snd_soc_component_write(component, TLV320AIC23_PWR, 0x1ff);
c1f27190
AK		 501 break;
502 }
c1f27190
AK		 503 return 0;
504}
505
506#define AIC23_RATES SNDRV_PCM_RATE_8000_96000
507#define AIC23_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
508 SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
509
85e7652d 510static const struct snd_soc_dai_ops tlv320aic23_dai_ops = {
6335d055
EM		 511 .prepare = tlv320aic23_pcm_prepare,
512 .hw_params = tlv320aic23_hw_params,
513 .shutdown = tlv320aic23_shutdown,
960af79d 514 .mute_stream = tlv320aic23_mute,
6335d055
EM		 515 .set_fmt = tlv320aic23_set_dai_fmt,
516 .set_sysclk = tlv320aic23_set_dai_sysclk,
960af79d 517 .no_capture_mute = 1,
6335d055
EM		 518};
519
f0fba2ad
LG		 520static struct snd_soc_dai_driver tlv320aic23_dai = {
521 .name = "tlv320aic23-hifi",
c1f27190
AK		 522 .playback = {
523 .stream_name = "Playback",
524 .channels_min = 2,
525 .channels_max = 2,
526 .rates = AIC23_RATES,
527 .formats = AIC23_FORMATS,},
528 .capture = {
529 .stream_name = "Capture",
530 .channels_min = 2,
531 .channels_max = 2,
532 .rates = AIC23_RATES,
533 .formats = AIC23_FORMATS,},
6335d055 534 .ops = &tlv320aic23_dai_ops,
c1f27190 535};
c1f27190 536
ff06ac2a 537static int tlv320aic23_resume(struct snd_soc_component *component)
c1f27190 538{
ff06ac2a 539 struct aic23 *aic23 = snd_soc_component_get_drvdata(component);
4aa11d67
MB		 540 regcache_mark_dirty(aic23->regmap);
541 regcache_sync(aic23->regmap);
c1f27190
AK		 542
543 return 0;
544}
545
ff06ac2a 546static int tlv320aic23_component_probe(struct snd_soc_component *component)
c1f27190 547{
c1f27190 548 /* Reset codec */
ff06ac2a 549 snd_soc_component_write(component, TLV320AIC23_RESET, 0);
f9dfbf91 550
ff06ac2a 551 snd_soc_component_write(component, TLV320AIC23_DIGT, TLV320AIC23_DEEMP_44K);
c1f27190
AK		 552
553 /* Unmute input */
ff06ac2a 554 snd_soc_component_update_bits(component, TLV320AIC23_LINVOL,
f9dfbf91 555 TLV320AIC23_LIM_MUTED, TLV320AIC23_LRS_ENABLED);
c1f27190 556
ff06ac2a 557 snd_soc_component_update_bits(component, TLV320AIC23_RINVOL,
f9dfbf91 558 TLV320AIC23_LIM_MUTED, TLV320AIC23_LRS_ENABLED);
c1f27190 559
ff06ac2a 560 snd_soc_component_update_bits(component, TLV320AIC23_ANLG,
f9dfbf91
AL		 561 TLV320AIC23_BYPASS_ON | TLV320AIC23_MICM_MUTED,
562 0);
c1f27190
AK		 563
564 /* Default output volume */
ff06ac2a 565 snd_soc_component_write(component, TLV320AIC23_LCHNVOL,
f9dfbf91 566 TLV320AIC23_DEFAULT_OUT_VOL & TLV320AIC23_OUT_VOL_MASK);
ff06ac2a 567 snd_soc_component_write(component, TLV320AIC23_RCHNVOL,
f9dfbf91 568 TLV320AIC23_DEFAULT_OUT_VOL & TLV320AIC23_OUT_VOL_MASK);
c1f27190 569
ff06ac2a 570 snd_soc_component_write(component, TLV320AIC23_ACTIVE, 0x1);
c1f27190 571
f0fba2ad
LG		 572 return 0;
573}
c1f27190 574
ff06ac2a
KM		 575static const struct snd_soc_component_driver soc_component_dev_tlv320aic23 = {
576 .probe = tlv320aic23_component_probe,
577 .resume = tlv320aic23_resume,
578 .set_bias_level = tlv320aic23_set_bias_level,
579 .controls = tlv320aic23_snd_controls,
580 .num_controls = ARRAY_SIZE(tlv320aic23_snd_controls),
581 .dapm_widgets = tlv320aic23_dapm_widgets,
582 .num_dapm_widgets = ARRAY_SIZE(tlv320aic23_dapm_widgets),
583 .dapm_routes = tlv320aic23_intercon,
584 .num_dapm_routes = ARRAY_SIZE(tlv320aic23_intercon),
585 .suspend_bias_off = 1,
586 .idle_bias_on = 1,
587 .use_pmdown_time = 1,
588 .endianness = 1,
f0fba2ad 589};
c1f27190 590
b3fc5725 591int tlv320aic23_probe(struct device *dev, struct regmap *regmap)
c1f27190 592{
f0fba2ad 593 struct aic23 *aic23;
c1f27190 594
b3fc5725
MF		 595 if (IS_ERR(regmap))
596 return PTR_ERR(regmap);
c1f27190 597
b3fc5725 598 aic23 = devm_kzalloc(dev, sizeof(struct aic23), GFP_KERNEL);
f0fba2ad
LG		 599 if (aic23 == NULL)
600 return -ENOMEM;
c1f27190 601
b3fc5725 602 aic23->regmap = regmap;
4aa11d67 603
b3fc5725 604 dev_set_drvdata(dev, aic23);
c1f27190 605
ff06ac2a
KM		 606 return devm_snd_soc_register_component(dev,
607 &soc_component_dev_tlv320aic23,
b3fc5725 608 &tlv320aic23_dai, 1);
c1f27190 609}
40423285 610EXPORT_SYMBOL(tlv320aic23_probe);
c1f27190 611
c1f27190
AK		 612MODULE_DESCRIPTION("ASoC TLV320AIC23 codec driver");
613MODULE_AUTHOR("Arun KS <arunks@mistralsolutions.com>");
614MODULE_LICENSE("GPL");
Linux 6.x block layer and io_uring tree(s)