projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'topic/hda-config-pm-cleanup' into for-next
[linux-2.6-block.git] / sound / pci / hda / patch_hdmi.c
CommitLineData
1a59d1b8 1// SPDX-License-Identifier: GPL-2.0-or-later
079d88cc
WF		 2/*
3 *
4 * patch_hdmi.c - routines for HDMI/DisplayPort codecs
5 *
6 * Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
84eb01be
TI		 7 * Copyright (c) 2006 ATI Technologies Inc.
8 * Copyright (c) 2008 NVIDIA Corp. All rights reserved.
9 * Copyright (c) 2008 Wei Ni <wni@nvidia.com>
5a613584 10 * Copyright (c) 2013 Anssi Hannula <anssi.hannula@iki.fi>
079d88cc
WF		 11 *
12 * Authors:
13 * Wu Fengguang <wfg@linux.intel.com>
14 *
15 * Maintained by:
16 * Wu Fengguang <wfg@linux.intel.com>
079d88cc
WF		 17 */
18
84eb01be
TI		 19#include <linux/init.h>
20#include <linux/delay.h>
ade49db3 21#include <linux/pci.h>
84eb01be 22#include <linux/slab.h>
65a77217 23#include <linux/module.h>
aaa23f86 24#include <linux/pm_runtime.h>
84eb01be 25#include <sound/core.h>
07acecc1 26#include <sound/jack.h>
433968da 27#include <sound/asoundef.h>
d45e6889 28#include <sound/tlv.h>
25adc137
DH		 29#include <sound/hdaudio.h>
30#include <sound/hda_i915.h>
67b90cb8 31#include <sound/hda_chmap.h>
be57bfff 32#include <sound/hda_codec.h>
84eb01be 33#include "hda_local.h"
1835a0f9 34#include "hda_jack.h"
e38e486d 35#include "hda_controller.h"
84eb01be 36
0ebaa24c
TI		 37static bool static_hdmi_pcm;
38module_param(static_hdmi_pcm, bool, 0644);
39MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
40
b392350e
TI		 41static bool enable_acomp = true;
42module_param(enable_acomp, bool, 0444);
43MODULE_PARM_DESC(enable_acomp, "Enable audio component binding (default=yes)");
44
951894cf
HP		 45static bool enable_silent_stream =
46IS_ENABLED(CONFIG_SND_HDA_INTEL_HDMI_SILENT_STREAM);
47module_param(enable_silent_stream, bool, 0644);
48MODULE_PARM_DESC(enable_silent_stream, "Enable Silent Stream for HDMI devices");
49
4ff19229
TI		 50static bool enable_all_pins;
51module_param(enable_all_pins, bool, 0444);
52MODULE_PARM_DESC(enable_all_pins, "Forcibly enable all pins");
53
384a48d7
SW		 54struct hdmi_spec_per_cvt {
55 hda_nid_t cvt_nid;
4053a412 56 bool assigned; /* the stream has been assigned */
fc6f923e 57 bool silent_stream; /* silent stream activated */
384a48d7
SW		 58 unsigned int channels_min;
59 unsigned int channels_max;
60 u32 rates;
61 u64 formats;
62 unsigned int maxbps;
63};
079d88cc 64
4eea3091
TI		 65/* max. connections to a widget */
66#define HDA_MAX_CONNECTIONS 32
67
384a48d7
SW		 68struct hdmi_spec_per_pin {
69 hda_nid_t pin_nid;
9152085d 70 int dev_id;
a76056f2
LY		 71 /* pin idx, different device entries on the same pin use the same idx */
72 int pin_nid_idx;
384a48d7
SW		 73 int num_mux_nids;
74 hda_nid_t mux_nids[HDA_MAX_CONNECTIONS];
2df6742f 75 int mux_idx;
1df5a06a 76 hda_nid_t cvt_nid;
744626da
WF		 77
78 struct hda_codec *codec;
384a48d7 79 struct hdmi_eld sink_eld;
a4e9a38b 80 struct mutex lock;
744626da 81 struct delayed_work work;
2bea241a 82 struct hdmi_pcm *pcm; /* pointer to spec->pcm_rec[n] dynamically*/
a76056f2 83 int pcm_idx; /* which pcm is attached. -1 means no pcm is attached */
f785f5ee 84 int prev_pcm_idx; /* previously assigned pcm index */
c6e8453e 85 int repoll_count;
b054087d 86 bool setup; /* the stream has been set up by prepare callback */
b1a50397 87 bool silent_stream;
b054087d 88 int channels; /* current number of channels */
1a6003b5 89 bool non_pcm;
d45e6889
TI		 90 bool chmap_set; /* channel-map override by ALSA API? */
91 unsigned char chmap[8]; /* ALSA API channel-map */
cd6a6503 92#ifdef CONFIG_SND_PROC_FS
a4e9a38b
TI		 93 struct snd_info_entry *proc_entry;
94#endif
384a48d7 95};
079d88cc 96
307229d2
AH		 97/* operations used by generic code that can be overridden by patches */
98struct hdmi_ops {
99 int (*pin_get_eld)(struct hda_codec *codec, hda_nid_t pin_nid,
9c32fea8 100 int dev_id, unsigned char *buf, int *eld_size);
307229d2 101
307229d2 102 void (*pin_setup_infoframe)(struct hda_codec *codec, hda_nid_t pin_nid,
9c32fea8 103 int dev_id,
307229d2
AH		 104 int ca, int active_channels, int conn_type);
105
106 /* enable/disable HBR (HD passthrough) */
9c32fea8
NM		 107 int (*pin_hbr_setup)(struct hda_codec *codec, hda_nid_t pin_nid,
108 int dev_id, bool hbr);
307229d2
AH		 109
110 int (*setup_stream)(struct hda_codec *codec, hda_nid_t cvt_nid,
9c32fea8
NM		 111 hda_nid_t pin_nid, int dev_id, u32 stream_tag,
112 int format);
307229d2 113
4846a67e
TI		 114 void (*pin_cvt_fixup)(struct hda_codec *codec,
115 struct hdmi_spec_per_pin *per_pin,
116 hda_nid_t cvt_nid);
307229d2
AH		 117};
118
2bea241a
LY		 119struct hdmi_pcm {
120 struct hda_pcm *pcm;
121 struct snd_jack *jack;
fb087eaa 122 struct snd_kcontrol *eld_ctl;
2bea241a
LY		 123};
124
15175a4f
KV		 125enum {
126 SILENT_STREAM_OFF = 0,
127 SILENT_STREAM_KAE, /* use standard HDA Keep-Alive */
128 SILENT_STREAM_I915, /* Intel i915 extension */
129};
130
384a48d7 131struct hdmi_spec {
ade49db3 132 struct hda_codec *codec;
384a48d7 133 int num_cvts;
bce0d2a8
TI		 134 struct snd_array cvts; /* struct hdmi_spec_per_cvt */
135 hda_nid_t cvt_nids[4]; /* only for haswell fix */
079d88cc 136
9152085d
LY		 137 /*
138 * num_pins is the number of virtual pins
139 * for example, there are 3 pins, and each pin
140 * has 4 device entries, then the num_pins is 12
141 */
384a48d7 142 int num_pins;
9152085d
LY		 143 /*
144 * num_nids is the number of real pins
145 * In the above example, num_nids is 3
146 */
147 int num_nids;
148 /*
149 * dev_num is the number of device entries
150 * on each pin.
151 * In the above example, dev_num is 4
152 */
153 int dev_num;
bce0d2a8 154 struct snd_array pins; /* struct hdmi_spec_per_pin */
b23975e6 155 struct hdmi_pcm pcm_rec[8];
42b29870 156 struct mutex pcm_lock;
302d5a80 157 struct mutex bind_lock; /* for audio component binding */
a76056f2
LY		 158 /* pcm_bitmap means which pcms have been assigned to pins*/
159 unsigned long pcm_bitmap;
2bf3c85a 160 int pcm_used; /* counter of pcm_rec[] */
ac98379a
LY		 161 /* bitmap shows whether the pcm is opened in user space
162 * bit 0 means the first playback PCM (PCM3);
163 * bit 1 means the second playback PCM, and so on.
164 */
165 unsigned long pcm_in_use;
079d88cc 166
4bd038f9 167 struct hdmi_eld temp_eld;
307229d2 168 struct hdmi_ops ops;
75fae117
SW		 169
170 bool dyn_pin_out;
090ddad4 171 bool static_pcm_mapping;
85f29492
MK		 172 /* hdmi interrupt trigger control flag for Nvidia codec */
173 bool hdmi_intr_trig_ctrl;
f89e4094
MK		 174 bool nv_dp_workaround; /* workaround DP audio infoframe for Nvidia */
175
cb45722b 176 bool intel_hsw_fixup; /* apply Intel platform-specific fixups */
079d88cc 177 /*
5a613584 178 * Non-generic VIA/NVIDIA specific
079d88cc
WF		 179 */
180 struct hda_multi_out multiout;
d0b1252d 181 struct hda_pcm_stream pcm_playback;
25adc137 182
ade49db3
TI		 183 bool use_acomp_notifier; /* use eld_notify callback for hotplug */
184 bool acomp_registered; /* audio component registered in this driver */
cd72c317 185 bool force_connect; /* force connectivity */
ae891abe 186 struct drm_audio_component_audio_ops drm_audio_ops;
ade49db3 187 int (*port2pin)(struct hda_codec *, int); /* reverse port/pin mapping */
67b90cb8
SP		 188
189 struct hdac_chmap chmap;
a87a4d23 190 hda_nid_t vendor_nid;
b0d8bc50
JK		 191 const int *port_map;
192 int port_num;
15175a4f 193 int silent_stream_type;
079d88cc
WF		 194};
195
a57942bf 196#ifdef CONFIG_SND_HDA_COMPONENT
691be973
TI		 197static inline bool codec_has_acomp(struct hda_codec *codec)
198{
199 struct hdmi_spec *spec = codec->spec;
200 return spec->use_acomp_notifier;
201}
f4e3040b
TI		 202#else
203#define codec_has_acomp(codec) false
204#endif
079d88cc
WF		 205
206struct hdmi_audio_infoframe {
207 u8 type; /* 0x84 */
208 u8 ver; /* 0x01 */
209 u8 len; /* 0x0a */
210
53d7d69d
WF		 211 u8 checksum;
212
079d88cc
WF		 213 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
214 u8 SS01_SF24;
215 u8 CXT04;
216 u8 CA;
217 u8 LFEPBL01_LSV36_DM_INH7;
53d7d69d
WF		 218};
219
220struct dp_audio_infoframe {
221 u8 type; /* 0x84 */
222 u8 len; /* 0x1b */
223 u8 ver; /* 0x11 << 2 */
224
225 u8 CC02_CT47; /* match with HDMI infoframe from this on */
226 u8 SS01_SF24;
227 u8 CXT04;
228 u8 CA;
229 u8 LFEPBL01_LSV36_DM_INH7;
079d88cc
WF		 230};
231
2b203dbb
TI		 232union audio_infoframe {
233 struct hdmi_audio_infoframe hdmi;
234 struct dp_audio_infoframe dp;
999b95a7 235 DECLARE_FLEX_ARRAY(u8, bytes);
2b203dbb
TI		 236};
237
079d88cc
WF		 238/*
239 * HDMI routines
240 */
241
bce0d2a8
TI		 242#define get_pin(spec, idx) \
243 ((struct hdmi_spec_per_pin *)snd_array_elem(&spec->pins, idx))
244#define get_cvt(spec, idx) \
245 ((struct hdmi_spec_per_cvt *)snd_array_elem(&spec->cvts, idx))
2bea241a
LY		 246/* obtain hdmi_pcm object assigned to idx */
247#define get_hdmi_pcm(spec, idx) (&(spec)->pcm_rec[idx])
248/* obtain hda_pcm object assigned to idx */
249#define get_pcm_rec(spec, idx) (get_hdmi_pcm(spec, idx)->pcm)
bce0d2a8 250
9152085d
LY		 251static int pin_id_to_pin_index(struct hda_codec *codec,
252 hda_nid_t pin_nid, int dev_id)
079d88cc 253{
4e76a883 254 struct hdmi_spec *spec = codec->spec;
384a48d7 255 int pin_idx;
9152085d 256 struct hdmi_spec_per_pin *per_pin;
079d88cc 257
9152085d
LY		 258 /*
259 * (dev_id == -1) means it is NON-MST pin
260 * return the first virtual pin on this port
261 */
262 if (dev_id == -1)
263 dev_id = 0;
264
265 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
266 per_pin = get_pin(spec, pin_idx);
267 if ((per_pin->pin_nid == pin_nid) &&
268 (per_pin->dev_id == dev_id))
384a48d7 269 return pin_idx;
9152085d 270 }
079d88cc 271
13b1f8aa 272 codec_warn(codec, "HDMI: pin NID 0x%x not registered\n", pin_nid);
384a48d7
SW		 273 return -EINVAL;
274}
275
2bf3c85a
LY		 276static int hinfo_to_pcm_index(struct hda_codec *codec,
277 struct hda_pcm_stream *hinfo)
278{
279 struct hdmi_spec *spec = codec->spec;
280 int pcm_idx;
281
282 for (pcm_idx = 0; pcm_idx < spec->pcm_used; pcm_idx++)
283 if (get_pcm_rec(spec, pcm_idx)->stream == hinfo)
284 return pcm_idx;
285
90670fdf 286 codec_warn(codec, "HDMI: hinfo %p not tied to a PCM\n", hinfo);
2bf3c85a
LY		 287 return -EINVAL;
288}
289
4e76a883 290static int hinfo_to_pin_index(struct hda_codec *codec,
384a48d7
SW		 291 struct hda_pcm_stream *hinfo)
292{
4e76a883 293 struct hdmi_spec *spec = codec->spec;
6590faab 294 struct hdmi_spec_per_pin *per_pin;
384a48d7
SW		 295 int pin_idx;
296
6590faab
LY		 297 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
298 per_pin = get_pin(spec, pin_idx);
2bea241a
LY		 299 if (per_pin->pcm &&
300 per_pin->pcm->pcm->stream == hinfo)
384a48d7 301 return pin_idx;
6590faab 302 }
384a48d7 303
90670fdf
KV		 304 codec_dbg(codec, "HDMI: hinfo %p (pcm %d) not registered\n", hinfo,
305 hinfo_to_pcm_index(codec, hinfo));
384a48d7
SW		 306 return -EINVAL;
307}
308
022f344b
LY		 309static struct hdmi_spec_per_pin *pcm_idx_to_pin(struct hdmi_spec *spec,
310 int pcm_idx)
311{
312 int i;
313 struct hdmi_spec_per_pin *per_pin;
314
315 for (i = 0; i < spec->num_pins; i++) {
316 per_pin = get_pin(spec, i);
317 if (per_pin->pcm_idx == pcm_idx)
318 return per_pin;
319 }
320 return NULL;
321}
322
4e76a883 323static int cvt_nid_to_cvt_index(struct hda_codec *codec, hda_nid_t cvt_nid)
384a48d7 324{
4e76a883 325 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 326 int cvt_idx;
327
328 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++)
bce0d2a8 329 if (get_cvt(spec, cvt_idx)->cvt_nid == cvt_nid)
384a48d7
SW		 330 return cvt_idx;
331
13b1f8aa 332 codec_warn(codec, "HDMI: cvt NID 0x%x not registered\n", cvt_nid);
079d88cc
WF		 333 return -EINVAL;
334}
335
14bc52b8
PLB		 336static int hdmi_eld_ctl_info(struct snd_kcontrol *kcontrol,
337 struct snd_ctl_elem_info *uinfo)
338{
339 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9 340 struct hdmi_spec *spec = codec->spec;
a4e9a38b 341 struct hdmi_spec_per_pin *per_pin;
68e03de9 342 struct hdmi_eld *eld;
fb087eaa 343 int pcm_idx;
14bc52b8 344
14bc52b8
PLB		 345 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
346
fb087eaa
LY		 347 pcm_idx = kcontrol->private_value;
348 mutex_lock(&spec->pcm_lock);
349 per_pin = pcm_idx_to_pin(spec, pcm_idx);
350 if (!per_pin) {
351 /* no pin is bound to the pcm */
352 uinfo->count = 0;
f69548ff 353 goto unlock;
fb087eaa 354 }
a4e9a38b 355 eld = &per_pin->sink_eld;
68e03de9 356 uinfo->count = eld->eld_valid ? eld->eld_size : 0;
14bc52b8 357
f69548ff
TI		 358 unlock:
359 mutex_unlock(&spec->pcm_lock);
14bc52b8
PLB		 360 return 0;
361}
362
363static int hdmi_eld_ctl_get(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_value *ucontrol)
365{
366 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9 367 struct hdmi_spec *spec = codec->spec;
a4e9a38b 368 struct hdmi_spec_per_pin *per_pin;
68e03de9 369 struct hdmi_eld *eld;
fb087eaa 370 int pcm_idx;
f69548ff 371 int err = 0;
14bc52b8 372
fb087eaa
LY		 373 pcm_idx = kcontrol->private_value;
374 mutex_lock(&spec->pcm_lock);
375 per_pin = pcm_idx_to_pin(spec, pcm_idx);
376 if (!per_pin) {
377 /* no pin is bound to the pcm */
378 memset(ucontrol->value.bytes.data, 0,
379 ARRAY_SIZE(ucontrol->value.bytes.data));
f69548ff 380 goto unlock;
fb087eaa 381 }
68e03de9 382
f69548ff 383 eld = &per_pin->sink_eld;
360a8245
DH		 384 if (eld->eld_size > ARRAY_SIZE(ucontrol->value.bytes.data) ||
385 eld->eld_size > ELD_MAX_SIZE) {
68e03de9 386 snd_BUG();
f69548ff
TI		 387 err = -EINVAL;
388 goto unlock;
68e03de9
DH		 389 }
390
391 memset(ucontrol->value.bytes.data, 0,
392 ARRAY_SIZE(ucontrol->value.bytes.data));
393 if (eld->eld_valid)
394 memcpy(ucontrol->value.bytes.data, eld->eld_buffer,
395 eld->eld_size);
14bc52b8 396
f69548ff
TI		 397 unlock:
398 mutex_unlock(&spec->pcm_lock);
399 return err;
14bc52b8
PLB		 400}
401
f3b827e0 402static const struct snd_kcontrol_new eld_bytes_ctl = {
fbd3eb7f
TI		 403 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE |
404 SNDRV_CTL_ELEM_ACCESS_SKIP_CHECK,
14bc52b8
PLB		 405 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
406 .name = "ELD",
407 .info = hdmi_eld_ctl_info,
408 .get = hdmi_eld_ctl_get,
409};
410
fb087eaa 411static int hdmi_create_eld_ctl(struct hda_codec *codec, int pcm_idx,
14bc52b8
PLB		 412 int device)
413{
414 struct snd_kcontrol *kctl;
415 struct hdmi_spec *spec = codec->spec;
416 int err;
417
418 kctl = snd_ctl_new1(&eld_bytes_ctl, codec);
419 if (!kctl)
420 return -ENOMEM;
fb087eaa 421 kctl->private_value = pcm_idx;
14bc52b8
PLB		 422 kctl->id.device = device;
423
fb087eaa
LY		 424 /* no pin nid is associated with the kctl now
425 * tbd: associate pin nid to eld ctl later
426 */
427 err = snd_hda_ctl_add(codec, 0, kctl);
14bc52b8
PLB		 428 if (err < 0)
429 return err;
430
fb087eaa 431 get_hdmi_pcm(spec, pcm_idx)->eld_ctl = kctl;
14bc52b8
PLB		 432 return 0;
433}
434
079d88cc
WF		 435#ifdef BE_PARANOID
436static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
437 int *packet_index, int *byte_index)
438{
439 int val;
440
441 val = snd_hda_codec_read(codec, pin_nid, 0,
442 AC_VERB_GET_HDMI_DIP_INDEX, 0);
443
444 *packet_index = val >> 5;
445 *byte_index = val & 0x1f;
446}
447#endif
448
449static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
450 int packet_index, int byte_index)
451{
452 int val;
453
454 val = (packet_index << 5) | (byte_index & 0x1f);
455
456 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
457}
458
459static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
460 unsigned char val)
461{
462 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
463}
464
384a48d7 465static void hdmi_init_pin(struct hda_codec *codec, hda_nid_t pin_nid)
079d88cc 466{
75fae117
SW		 467 struct hdmi_spec *spec = codec->spec;
468 int pin_out;
469
079d88cc
WF		 470 /* Unmute */
471 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
472 snd_hda_codec_write(codec, pin_nid, 0,
473 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
75fae117
SW		 474
475 if (spec->dyn_pin_out)
476 /* Disable pin out until stream is active */
477 pin_out = 0;
478 else
479 /* Enable pin out: some machines with GM965 gets broken output
480 * when the pin is disabled or changed while using with HDMI
481 */
482 pin_out = PIN_OUT;
483
079d88cc 484 snd_hda_codec_write(codec, pin_nid, 0,
75fae117 485 AC_VERB_SET_PIN_WIDGET_CONTROL, pin_out);
079d88cc
WF		 486}
487
a4e9a38b
TI		 488/*
489 * ELD proc files
490 */
491
cd6a6503 492#ifdef CONFIG_SND_PROC_FS
a4e9a38b
TI		 493static void print_eld_info(struct snd_info_entry *entry,
494 struct snd_info_buffer *buffer)
495{
496 struct hdmi_spec_per_pin *per_pin = entry->private_data;
497
498 mutex_lock(&per_pin->lock);
2fa22c3c
JK		 499 snd_hdmi_print_eld_info(&per_pin->sink_eld, buffer, per_pin->pin_nid,
500 per_pin->dev_id, per_pin->cvt_nid);
a4e9a38b
TI		 501 mutex_unlock(&per_pin->lock);
502}
503
504static void write_eld_info(struct snd_info_entry *entry,
505 struct snd_info_buffer *buffer)
506{
507 struct hdmi_spec_per_pin *per_pin = entry->private_data;
508
509 mutex_lock(&per_pin->lock);
510 snd_hdmi_write_eld_info(&per_pin->sink_eld, buffer);
511 mutex_unlock(&per_pin->lock);
512}
513
514static int eld_proc_new(struct hdmi_spec_per_pin *per_pin, int index)
515{
516 char name[32];
517 struct hda_codec *codec = per_pin->codec;
518 struct snd_info_entry *entry;
519 int err;
520
521 snprintf(name, sizeof(name), "eld#%d.%d", codec->addr, index);
6efdd851 522 err = snd_card_proc_new(codec->card, name, &entry);
a4e9a38b
TI		 523 if (err < 0)
524 return err;
525
526 snd_info_set_text_ops(entry, per_pin, print_eld_info);
527 entry->c.text.write = write_eld_info;
6a73cf46 528 entry->mode |= 0200;
a4e9a38b
TI		 529 per_pin->proc_entry = entry;
530
531 return 0;
532}
533
534static void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
535{
1947a114 536 if (!per_pin->codec->bus->shutdown) {
c560a679 537 snd_info_free_entry(per_pin->proc_entry);
a4e9a38b
TI		 538 per_pin->proc_entry = NULL;
539 }
540}
541#else
b55447a7
TI		 542static inline int eld_proc_new(struct hdmi_spec_per_pin *per_pin,
543 int index)
a4e9a38b
TI		 544{
545 return 0;
546}
b55447a7 547static inline void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
a4e9a38b
TI		 548{
549}
550#endif
079d88cc 551
079d88cc
WF		 552/*
553 * Audio InfoFrame routines
554 */
555
556/*
557 * Enable Audio InfoFrame Transmission
558 */
559static void hdmi_start_infoframe_trans(struct hda_codec *codec,
560 hda_nid_t pin_nid)
561{
562 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
563 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
564 AC_DIPXMIT_BEST);
565}
566
567/*
568 * Disable Audio InfoFrame Transmission
569 */
570static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
571 hda_nid_t pin_nid)
572{
573 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
574 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
575 AC_DIPXMIT_DISABLE);
576}
577
578static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
579{
580#ifdef CONFIG_SND_DEBUG_VERBOSE
581 int i;
582 int size;
583
584 size = snd_hdmi_get_eld_size(codec, pin_nid);
4e76a883 585 codec_dbg(codec, "HDMI: ELD buf size is %d\n", size);
079d88cc
WF		 586
587 for (i = 0; i < 8; i++) {
588 size = snd_hda_codec_read(codec, pin_nid, 0,
589 AC_VERB_GET_HDMI_DIP_SIZE, i);
4e76a883 590 codec_dbg(codec, "HDMI: DIP GP[%d] buf size is %d\n", i, size);
079d88cc
WF		 591 }
592#endif
593}
594
595static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
596{
597#ifdef BE_PARANOID
598 int i, j;
599 int size;
600 int pi, bi;
601 for (i = 0; i < 8; i++) {
602 size = snd_hda_codec_read(codec, pin_nid, 0,
603 AC_VERB_GET_HDMI_DIP_SIZE, i);
604 if (size == 0)
605 continue;
606
607 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
608 for (j = 1; j < 1000; j++) {
609 hdmi_write_dip_byte(codec, pin_nid, 0x0);
610 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
611 if (pi != i)
4e76a883 612 codec_dbg(codec, "dip index %d: %d != %d\n",
079d88cc
WF		 613 bi, pi, i);
614 if (bi == 0) /* byte index wrapped around */
615 break;
616 }
4e76a883 617 codec_dbg(codec,
079d88cc
WF		 618 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
619 i, size, j);
620 }
621#endif
622}
623
53d7d69d 624static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
079d88cc 625{
53d7d69d 626 u8 *bytes = (u8 *)hdmi_ai;
079d88cc
WF		 627 u8 sum = 0;
628 int i;
629
53d7d69d 630 hdmi_ai->checksum = 0;
079d88cc 631
53d7d69d 632 for (i = 0; i < sizeof(*hdmi_ai); i++)
079d88cc
WF		 633 sum += bytes[i];
634
53d7d69d 635 hdmi_ai->checksum = -sum;
079d88cc
WF		 636}
637
638static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
639 hda_nid_t pin_nid,
53d7d69d 640 u8 *dip, int size)
079d88cc 641{
079d88cc
WF		 642 int i;
643
644 hdmi_debug_dip_size(codec, pin_nid);
645 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
646
079d88cc 647 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d
WF		 648 for (i = 0; i < size; i++)
649 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
079d88cc
WF		 650}
651
652static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
53d7d69d 653 u8 *dip, int size)
079d88cc 654{
079d88cc
WF		 655 u8 val;
656 int i;
657
46c3bbd9 658 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
079d88cc
WF		 659 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
660 != AC_DIPXMIT_BEST)
661 return false;
662
53d7d69d 663 for (i = 0; i < size; i++) {
079d88cc
WF		 664 val = snd_hda_codec_read(codec, pin_nid, 0,
665 AC_VERB_GET_HDMI_DIP_DATA, 0);
53d7d69d 666 if (val != dip[i])
079d88cc
WF		 667 return false;
668 }
669
670 return true;
671}
672
9c32fea8
NM		 673static int hdmi_pin_get_eld(struct hda_codec *codec, hda_nid_t nid,
674 int dev_id, unsigned char *buf, int *eld_size)
675{
676 snd_hda_set_dev_select(codec, nid, dev_id);
677
678 return snd_hdmi_get_eld(codec, nid, buf, eld_size);
679}
680
307229d2 681static void hdmi_pin_setup_infoframe(struct hda_codec *codec,
9c32fea8 682 hda_nid_t pin_nid, int dev_id,
307229d2
AH		 683 int ca, int active_channels,
684 int conn_type)
685{
f89e4094 686 struct hdmi_spec *spec = codec->spec;
307229d2
AH		 687 union audio_infoframe ai;
688
caaf5ef9 689 memset(&ai, 0, sizeof(ai));
f89e4094
MK		 690 if ((conn_type == 0) || /* HDMI */
691 /* Nvidia DisplayPort: Nvidia HW expects same layout as HDMI */
692 (conn_type == 1 && spec->nv_dp_workaround)) {
307229d2
AH		 693 struct hdmi_audio_infoframe *hdmi_ai = &ai.hdmi;
694
f89e4094
MK		 695 if (conn_type == 0) { /* HDMI */
696 hdmi_ai->type = 0x84;
697 hdmi_ai->ver = 0x01;
698 hdmi_ai->len = 0x0a;
699 } else {/* Nvidia DP */
700 hdmi_ai->type = 0x84;
701 hdmi_ai->ver = 0x1b;
702 hdmi_ai->len = 0x11 << 2;
703 }
307229d2
AH		 704 hdmi_ai->CC02_CT47 = active_channels - 1;
705 hdmi_ai->CA = ca;
706 hdmi_checksum_audio_infoframe(hdmi_ai);
707 } else if (conn_type == 1) { /* DisplayPort */
708 struct dp_audio_infoframe *dp_ai = &ai.dp;
709
710 dp_ai->type = 0x84;
711 dp_ai->len = 0x1b;
712 dp_ai->ver = 0x11 << 2;
713 dp_ai->CC02_CT47 = active_channels - 1;
714 dp_ai->CA = ca;
715 } else {
13b1f8aa 716 codec_dbg(codec, "HDMI: unknown connection type at pin NID 0x%x\n", pin_nid);
307229d2
AH		 717 return;
718 }
719
9c32fea8
NM		 720 snd_hda_set_dev_select(codec, pin_nid, dev_id);
721
307229d2
AH		 722 /*
723 * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
724 * sizeof(*dp_ai) to avoid partial match/update problems when
725 * the user switches between HDMI/DP monitors.
726 */
727 if (!hdmi_infoframe_uptodate(codec, pin_nid, ai.bytes,
728 sizeof(ai))) {
13b1f8aa
KV		 729 codec_dbg(codec, "%s: pin NID=0x%x channels=%d ca=0x%02x\n",
730 __func__, pin_nid, active_channels, ca);
307229d2
AH		 731 hdmi_stop_infoframe_trans(codec, pin_nid);
732 hdmi_fill_audio_infoframe(codec, pin_nid,
733 ai.bytes, sizeof(ai));
734 hdmi_start_infoframe_trans(codec, pin_nid);
735 }
736}
737
b054087d
TI		 738static void hdmi_setup_audio_infoframe(struct hda_codec *codec,
739 struct hdmi_spec_per_pin *per_pin,
740 bool non_pcm)
079d88cc 741{
307229d2 742 struct hdmi_spec *spec = codec->spec;
739ffee9 743 struct hdac_chmap *chmap = &spec->chmap;
384a48d7 744 hda_nid_t pin_nid = per_pin->pin_nid;
9c32fea8 745 int dev_id = per_pin->dev_id;
b054087d 746 int channels = per_pin->channels;
1df5a06a 747 int active_channels;
384a48d7 748 struct hdmi_eld *eld;
828cb4ed 749 int ca;
079d88cc 750
b054087d
TI		 751 if (!channels)
752 return;
753
9c32fea8
NM		 754 snd_hda_set_dev_select(codec, pin_nid, dev_id);
755
44bb6d0c
TI		 756 /* some HW (e.g. HSW+) needs reprogramming the amp at each time */
757 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
58f7d28d
ML		 758 snd_hda_codec_write(codec, pin_nid, 0,
759 AC_VERB_SET_AMP_GAIN_MUTE,
760 AMP_OUT_UNMUTE);
761
bce0d2a8 762 eld = &per_pin->sink_eld;
079d88cc 763
bb63f726 764 ca = snd_hdac_channel_allocation(&codec->core,
828cb4ed
SP		 765 eld->info.spk_alloc, channels,
766 per_pin->chmap_set, non_pcm, per_pin->chmap);
384a48d7 767
bb63f726 768 active_channels = snd_hdac_get_active_channels(ca);
1df5a06a 769
739ffee9
SP		 770 chmap->ops.set_channel_count(&codec->core, per_pin->cvt_nid,
771 active_channels);
1df5a06a 772
39edac70
AH		 773 /*
774 * always configure channel mapping, it may have been changed by the
775 * user in the meantime
776 */
bb63f726 777 snd_hdac_setup_channel_mapping(&spec->chmap,
828cb4ed
SP		 778 pin_nid, non_pcm, ca, channels,
779 per_pin->chmap, per_pin->chmap_set);
39edac70 780
9c32fea8
NM		 781 spec->ops.pin_setup_infoframe(codec, pin_nid, dev_id,
782 ca, active_channels, eld->info.conn_type);
433968da 783
1a6003b5 784 per_pin->non_pcm = non_pcm;
079d88cc
WF		 785}
786
079d88cc
WF		 787/*
788 * Unsolicited events
789 */
790
db845402 791static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll);
38faddb1 792
9152085d
LY		 793static void check_presence_and_report(struct hda_codec *codec, hda_nid_t nid,
794 int dev_id)
079d88cc
WF		 795{
796 struct hdmi_spec *spec = codec->spec;
9152085d 797 int pin_idx = pin_id_to_pin_index(codec, nid, dev_id);
1a4f69d5 798
20ce9029
DH		 799 if (pin_idx < 0)
800 return;
aaa23f86 801 mutex_lock(&spec->pcm_lock);
db845402 802 hdmi_present_sense(get_pin(spec, pin_idx), 1);
aaa23f86 803 mutex_unlock(&spec->pcm_lock);
20ce9029
DH		 804}
805
1a4f69d5
TI		 806static void jack_callback(struct hda_codec *codec,
807 struct hda_jack_callback *jack)
808{
ade49db3
TI		 809 /* stop polling when notification is enabled */
810 if (codec_has_acomp(codec))
811 return;
812
5204a05d 813 check_presence_and_report(codec, jack->nid, jack->dev_id);
1a4f69d5
TI		 814}
815
165c0946
TI		 816static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res,
817 struct hda_jack_tbl *jack)
20ce9029 818{
3a93897e 819 jack->jack_dirty = 1;
079d88cc 820
4e76a883 821 codec_dbg(codec,
13b1f8aa 822 "HDMI hot plug event: Codec=%d NID=0x%x Device=%d Inactive=%d Presence_Detect=%d ELD_Valid=%d\n",
5204a05d 823 codec->addr, jack->nid, jack->dev_id, !!(res & AC_UNSOL_RES_IA),
fae3d88a 824 !!(res & AC_UNSOL_RES_PD), !!(res & AC_UNSOL_RES_ELDV));
079d88cc 825
5204a05d 826 check_presence_and_report(codec, jack->nid, jack->dev_id);
079d88cc
WF		 827}
828
829static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
830{
831 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
832 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
833 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
834 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
835
4e76a883 836 codec_info(codec,
e9ea8e8f 837 "HDMI CP event: CODEC=%d TAG=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
384a48d7 838 codec->addr,
079d88cc
WF		 839 tag,
840 subtag,
841 cp_state,
842 cp_ready);
843
844 /* TODO */
75663c09 845 if (cp_state) {
079d88cc 846 ;
75663c09
PLB		 847 }
848 if (cp_ready) {
079d88cc 849 ;
75663c09 850 }
079d88cc
WF		 851}
852
853
854static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
855{
079d88cc
WF		 856 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
857 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
5204a05d 858 struct hda_jack_tbl *jack;
079d88cc 859
ade49db3
TI		 860 if (codec_has_acomp(codec))
861 return;
862
5204a05d
NM		 863 if (codec->dp_mst) {
864 int dev_entry =
865 (res & AC_UNSOL_RES_DE) >> AC_UNSOL_RES_DE_SHIFT;
866
867 jack = snd_hda_jack_tbl_get_from_tag(codec, tag, dev_entry);
868 } else {
869 jack = snd_hda_jack_tbl_get_from_tag(codec, tag, 0);
870 }
871
872 if (!jack) {
4e76a883 873 codec_dbg(codec, "Unexpected HDMI event tag 0x%x\n", tag);
079d88cc
WF		 874 return;
875 }
876
877 if (subtag == 0)
165c0946 878 hdmi_intrinsic_event(codec, res, jack);
079d88cc
WF		 879 else
880 hdmi_non_intrinsic_event(codec, res);
881}
882
58f7d28d 883static void haswell_verify_D0(struct hda_codec *codec,
53b434f0 884 hda_nid_t cvt_nid, hda_nid_t nid)
83f26ad2 885{
58f7d28d 886 int pwr;
83f26ad2 887
53b434f0
WX		 888 /* For Haswell, the converter 1/2 may keep in D3 state after bootup,
889 * thus pins could only choose converter 0 for use. Make sure the
890 * converters are in correct power state */
fd678cac 891 if (!snd_hda_check_power_state(codec, cvt_nid, AC_PWRST_D0))
53b434f0
WX		 892 snd_hda_codec_write(codec, cvt_nid, 0, AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
893
fd678cac 894 if (!snd_hda_check_power_state(codec, nid, AC_PWRST_D0)) {
83f26ad2
DH		 895 snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_POWER_STATE,
896 AC_PWRST_D0);
897 msleep(40);
898 pwr = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_POWER_STATE, 0);
899 pwr = (pwr & AC_PWRST_ACTUAL) >> AC_PWRST_ACTUAL_SHIFT;
13b1f8aa 900 codec_dbg(codec, "Haswell HDMI audio: Power for NID 0x%x is now D%d\n", nid, pwr);
83f26ad2 901 }
83f26ad2
DH		 902}
903
079d88cc
WF		 904/*
905 * Callbacks
906 */
907
92f10b3f
TI		 908/* HBR should be Non-PCM, 8 channels */
909#define is_hbr_format(format) \
910 ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
911
307229d2 912static int hdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
9c32fea8 913 int dev_id, bool hbr)
079d88cc 914{
307229d2 915 int pinctl, new_pinctl;
83f26ad2 916
384a48d7 917 if (snd_hda_query_pin_caps(codec, pin_nid) & AC_PINCAP_HBR) {
9c32fea8 918 snd_hda_set_dev_select(codec, pin_nid, dev_id);
384a48d7 919 pinctl = snd_hda_codec_read(codec, pin_nid, 0,
ea87d1c4
AH		 920 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
921
13122e6e
AH		 922 if (pinctl < 0)
923 return hbr ? -EINVAL : 0;
924
ea87d1c4 925 new_pinctl = pinctl & ~AC_PINCTL_EPT;
307229d2 926 if (hbr)
ea87d1c4
AH		 927 new_pinctl |= AC_PINCTL_EPT_HBR;
928 else
929 new_pinctl |= AC_PINCTL_EPT_NATIVE;
930
4e76a883
TI		 931 codec_dbg(codec,
932 "hdmi_pin_hbr_setup: NID=0x%x, %spinctl=0x%x\n",
384a48d7 933 pin_nid,
ea87d1c4
AH		 934 pinctl == new_pinctl ? "" : "new-",
935 new_pinctl);
936
937 if (pinctl != new_pinctl)
384a48d7 938 snd_hda_codec_write(codec, pin_nid, 0,
ea87d1c4
AH		 939 AC_VERB_SET_PIN_WIDGET_CONTROL,
940 new_pinctl);
307229d2
AH		 941 } else if (hbr)
942 return -EINVAL;
ea87d1c4 943
307229d2
AH		 944 return 0;
945}
946
947static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
9c32fea8
NM		 948 hda_nid_t pin_nid, int dev_id,
949 u32 stream_tag, int format)
307229d2
AH		 950{
951 struct hdmi_spec *spec = codec->spec;
5a5d718f 952 unsigned int param;
307229d2
AH		 953 int err;
954
9c32fea8
NM		 955 err = spec->ops.pin_hbr_setup(codec, pin_nid, dev_id,
956 is_hbr_format(format));
307229d2
AH		 957
958 if (err) {
4e76a883 959 codec_dbg(codec, "hdmi_setup_stream: HBR is not supported\n");
307229d2 960 return err;
ea87d1c4 961 }
079d88cc 962
cb45722b 963 if (spec->intel_hsw_fixup) {
5a5d718f
SP		 964
965 /*
966 * on recent platforms IEC Coding Type is required for HBR
967 * support, read current Digital Converter settings and set
968 * ICT bitfield if needed.
969 */
970 param = snd_hda_codec_read(codec, cvt_nid, 0,
971 AC_VERB_GET_DIGI_CONVERT_1, 0);
972
973 param = (param >> 16) & ~(AC_DIG3_ICT);
974
975 /* on recent platforms ICT mode is required for HBR support */
976 if (is_hbr_format(format))
977 param |= 0x1;
978
979 snd_hda_codec_write(codec, cvt_nid, 0,
980 AC_VERB_SET_DIGI_CONVERT_3, param);
981 }
982
384a48d7 983 snd_hda_codec_setup_stream(codec, cvt_nid, stream_tag, 0, format);
ea87d1c4 984 return 0;
079d88cc
WF		 985}
986
42b29870
LY		 987/* Try to find an available converter
988 * If pin_idx is less then zero, just try to find an available converter.
989 * Otherwise, try to find an available converter and get the cvt mux index
990 * of the pin.
991 */
7ef166b8 992static int hdmi_choose_cvt(struct hda_codec *codec,
fc6f923e
JK		 993 int pin_idx, int *cvt_id,
994 bool silent)
bbbe3390
TI		 995{
996 struct hdmi_spec *spec = codec->spec;
384a48d7 997 struct hdmi_spec_per_pin *per_pin;
384a48d7 998 struct hdmi_spec_per_cvt *per_cvt = NULL;
7ef166b8 999 int cvt_idx, mux_idx = 0;
bbbe3390 1000
42b29870
LY		 1001 /* pin_idx < 0 means no pin will be bound to the converter */
1002 if (pin_idx < 0)
1003 per_pin = NULL;
1004 else
1005 per_pin = get_pin(spec, pin_idx);
384a48d7 1006
b1a50397
KV		 1007 if (per_pin && per_pin->silent_stream) {
1008 cvt_idx = cvt_nid_to_cvt_index(codec, per_pin->cvt_nid);
fc6f923e
JK		 1009 per_cvt = get_cvt(spec, cvt_idx);
1010 if (per_cvt->assigned && !silent)
1011 return -EBUSY;
b1a50397
KV		 1012 if (cvt_id)
1013 *cvt_id = cvt_idx;
1014 return 0;
1015 }
1016
384a48d7
SW		 1017 /* Dynamically assign converter to stream */
1018 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
bce0d2a8 1019 per_cvt = get_cvt(spec, cvt_idx);
bbbe3390 1020
384a48d7 1021 /* Must not already be assigned */
fc6f923e 1022 if (per_cvt->assigned || per_cvt->silent_stream)
384a48d7 1023 continue;
42b29870
LY		 1024 if (per_pin == NULL)
1025 break;
384a48d7
SW		 1026 /* Must be in pin's mux's list of converters */
1027 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
1028 if (per_pin->mux_nids[mux_idx] == per_cvt->cvt_nid)
1029 break;
1030 /* Not in mux list */
1031 if (mux_idx == per_pin->num_mux_nids)
1032 continue;
1033 break;
1034 }
7ef166b8 1035
384a48d7
SW		 1036 /* No free converters */
1037 if (cvt_idx == spec->num_cvts)
42b29870 1038 return -EBUSY;
384a48d7 1039
42b29870
LY		 1040 if (per_pin != NULL)
1041 per_pin->mux_idx = mux_idx;
2df6742f 1042
7ef166b8
WX		 1043 if (cvt_id)
1044 *cvt_id = cvt_idx;
7ef166b8
WX		 1045
1046 return 0;
1047}
1048
2df6742f
ML		 1049/* Assure the pin select the right convetor */
1050static void intel_verify_pin_cvt_connect(struct hda_codec *codec,
1051 struct hdmi_spec_per_pin *per_pin)
1052{
1053 hda_nid_t pin_nid = per_pin->pin_nid;
1054 int mux_idx, curr;
1055
1056 mux_idx = per_pin->mux_idx;
1057 curr = snd_hda_codec_read(codec, pin_nid, 0,
1058 AC_VERB_GET_CONNECT_SEL, 0);
1059 if (curr != mux_idx)
1060 snd_hda_codec_write_cache(codec, pin_nid, 0,
1061 AC_VERB_SET_CONNECT_SEL,
1062 mux_idx);
1063}
1064
42b29870
LY		 1065/* get the mux index for the converter of the pins
1066 * converter's mux index is the same for all pins on Intel platform
1067 */
1068static int intel_cvt_id_to_mux_idx(struct hdmi_spec *spec,
1069 hda_nid_t cvt_nid)
1070{
1071 int i;
1072
1073 for (i = 0; i < spec->num_cvts; i++)
1074 if (spec->cvt_nids[i] == cvt_nid)
1075 return i;
1076 return -EINVAL;
1077}
1078
300016b9
ML		 1079/* Intel HDMI workaround to fix audio routing issue:
1080 * For some Intel display codecs, pins share the same connection list.
1081 * So a conveter can be selected by multiple pins and playback on any of these
1082 * pins will generate sound on the external display, because audio flows from
1083 * the same converter to the display pipeline. Also muting one pin may make
1084 * other pins have no sound output.
1085 * So this function assures that an assigned converter for a pin is not selected
1086 * by any other pins.
1087 */
1088static void intel_not_share_assigned_cvt(struct hda_codec *codec,
9152085d
LY		 1089 hda_nid_t pin_nid,
1090 int dev_id, int mux_idx)
7ef166b8
WX		 1091{
1092 struct hdmi_spec *spec = codec->spec;
7639a06c 1093 hda_nid_t nid;
f82d7d16
ML		 1094 int cvt_idx, curr;
1095 struct hdmi_spec_per_cvt *per_cvt;
9152085d
LY		 1096 struct hdmi_spec_per_pin *per_pin;
1097 int pin_idx;
1098
1099 /* configure the pins connections */
1100 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1101 int dev_id_saved;
1102 int dev_num;
7ef166b8 1103
9152085d
LY		 1104 per_pin = get_pin(spec, pin_idx);
1105 /*
1106 * pin not connected to monitor
1107 * no need to operate on it
1108 */
1109 if (!per_pin->pcm)
1110 continue;
f82d7d16 1111
9152085d
LY		 1112 if ((per_pin->pin_nid == pin_nid) &&
1113 (per_pin->dev_id == dev_id))
f82d7d16 1114 continue;
7ef166b8 1115
9152085d
LY		 1116 /*
1117 * if per_pin->dev_id >= dev_num,
1118 * snd_hda_get_dev_select() will fail,
1119 * and the following operation is unpredictable.
1120 * So skip this situation.
1121 */
1122 dev_num = snd_hda_get_num_devices(codec, per_pin->pin_nid) + 1;
1123 if (per_pin->dev_id >= dev_num)
7ef166b8
WX		 1124 continue;
1125
9152085d
LY		 1126 nid = per_pin->pin_nid;
1127
1128 /*
1129 * Calling this function should not impact
1130 * on the device entry selection
1131 * So let's save the dev id for each pin,
1132 * and restore it when return
1133 */
1134 dev_id_saved = snd_hda_get_dev_select(codec, nid);
1135 snd_hda_set_dev_select(codec, nid, per_pin->dev_id);
f82d7d16 1136 curr = snd_hda_codec_read(codec, nid, 0,
7ef166b8 1137 AC_VERB_GET_CONNECT_SEL, 0);
9152085d
LY		 1138 if (curr != mux_idx) {
1139 snd_hda_set_dev_select(codec, nid, dev_id_saved);
f82d7d16 1140 continue;
9152085d
LY		 1141 }
1142
7ef166b8 1143
f82d7d16
ML		 1144 /* choose an unassigned converter. The conveters in the
1145 * connection list are in the same order as in the codec.
1146 */
1147 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
1148 per_cvt = get_cvt(spec, cvt_idx);
1149 if (!per_cvt->assigned) {
4e76a883 1150 codec_dbg(codec,
13b1f8aa
KV		 1151 "choose cvt %d for pin NID 0x%x\n",
1152 cvt_idx, nid);
f82d7d16 1153 snd_hda_codec_write_cache(codec, nid, 0,
7ef166b8 1154 AC_VERB_SET_CONNECT_SEL,
f82d7d16
ML		 1155 cvt_idx);
1156 break;
1157 }
7ef166b8 1158 }
9152085d 1159 snd_hda_set_dev_select(codec, nid, dev_id_saved);
7ef166b8
WX		 1160 }
1161}
1162
42b29870
LY		 1163/* A wrapper of intel_not_share_asigned_cvt() */
1164static void intel_not_share_assigned_cvt_nid(struct hda_codec *codec,
9152085d 1165 hda_nid_t pin_nid, int dev_id, hda_nid_t cvt_nid)
42b29870
LY		 1166{
1167 int mux_idx;
1168 struct hdmi_spec *spec = codec->spec;
1169
42b29870
LY		 1170 /* On Intel platform, the mapping of converter nid to
1171 * mux index of the pins are always the same.
1172 * The pin nid may be 0, this means all pins will not
1173 * share the converter.
1174 */
1175 mux_idx = intel_cvt_id_to_mux_idx(spec, cvt_nid);
1176 if (mux_idx >= 0)
9152085d 1177 intel_not_share_assigned_cvt(codec, pin_nid, dev_id, mux_idx);
42b29870
LY		 1178}
1179
4846a67e
TI		 1180/* skeleton caller of pin_cvt_fixup ops */
1181static void pin_cvt_fixup(struct hda_codec *codec,
1182 struct hdmi_spec_per_pin *per_pin,
1183 hda_nid_t cvt_nid)
1184{
1185 struct hdmi_spec *spec = codec->spec;
1186
1187 if (spec->ops.pin_cvt_fixup)
1188 spec->ops.pin_cvt_fixup(codec, per_pin, cvt_nid);
1189}
1190
ef6f5494 1191/* called in hdmi_pcm_open when no pin is assigned to the PCM */
42b29870
LY		 1192static int hdmi_pcm_open_no_pin(struct hda_pcm_stream *hinfo,
1193 struct hda_codec *codec,
1194 struct snd_pcm_substream *substream)
1195{
1196 struct hdmi_spec *spec = codec->spec;
1197 struct snd_pcm_runtime *runtime = substream->runtime;
ac98379a 1198 int cvt_idx, pcm_idx;
42b29870
LY		 1199 struct hdmi_spec_per_cvt *per_cvt = NULL;
1200 int err;
1201
ac98379a
LY		 1202 pcm_idx = hinfo_to_pcm_index(codec, hinfo);
1203 if (pcm_idx < 0)
1204 return -EINVAL;
1205
fc6f923e 1206 err = hdmi_choose_cvt(codec, -1, &cvt_idx, false);
42b29870
LY		 1207 if (err)
1208 return err;
1209
1210 per_cvt = get_cvt(spec, cvt_idx);
4053a412 1211 per_cvt->assigned = true;
42b29870
LY		 1212 hinfo->nid = per_cvt->cvt_nid;
1213
4846a67e 1214 pin_cvt_fixup(codec, NULL, per_cvt->cvt_nid);
42b29870 1215
ac98379a 1216 set_bit(pcm_idx, &spec->pcm_in_use);
42b29870
LY		 1217 /* todo: setup spdif ctls assign */
1218
1219 /* Initially set the converter's capabilities */
1220 hinfo->channels_min = per_cvt->channels_min;
1221 hinfo->channels_max = per_cvt->channels_max;
1222 hinfo->rates = per_cvt->rates;
1223 hinfo->formats = per_cvt->formats;
1224 hinfo->maxbps = per_cvt->maxbps;
1225
1226 /* Store the updated parameters */
1227 runtime->hw.channels_min = hinfo->channels_min;
1228 runtime->hw.channels_max = hinfo->channels_max;
1229 runtime->hw.formats = hinfo->formats;
1230 runtime->hw.rates = hinfo->rates;
1231
1232 snd_pcm_hw_constraint_step(substream->runtime, 0,
1233 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
1234 return 0;
1235}
1236
7ef166b8
WX		 1237/*
1238 * HDA PCM callbacks
1239 */
1240static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
1241 struct hda_codec *codec,
1242 struct snd_pcm_substream *substream)
1243{
1244 struct hdmi_spec *spec = codec->spec;
1245 struct snd_pcm_runtime *runtime = substream->runtime;
4846a67e 1246 int pin_idx, cvt_idx, pcm_idx;
7ef166b8
WX		 1247 struct hdmi_spec_per_pin *per_pin;
1248 struct hdmi_eld *eld;
1249 struct hdmi_spec_per_cvt *per_cvt = NULL;
1250 int err;
1251
1252 /* Validate hinfo */
2bf3c85a
LY		 1253 pcm_idx = hinfo_to_pcm_index(codec, hinfo);
1254 if (pcm_idx < 0)
7ef166b8 1255 return -EINVAL;
2bf3c85a 1256
42b29870 1257 mutex_lock(&spec->pcm_lock);
4e76a883 1258 pin_idx = hinfo_to_pin_index(codec, hinfo);
ef6f5494
JK		 1259 /* no pin is assigned to the PCM
1260 * PA need pcm open successfully when probe
1261 */
1262 if (pin_idx < 0) {
1263 err = hdmi_pcm_open_no_pin(hinfo, codec, substream);
1264 goto unlock;
42b29870 1265 }
7ef166b8 1266
fc6f923e 1267 err = hdmi_choose_cvt(codec, pin_idx, &cvt_idx, false);
f69548ff
TI		 1268 if (err < 0)
1269 goto unlock;
7ef166b8
WX		 1270
1271 per_cvt = get_cvt(spec, cvt_idx);
384a48d7 1272 /* Claim converter */
4053a412 1273 per_cvt->assigned = true;
42b29870 1274
ac98379a 1275 set_bit(pcm_idx, &spec->pcm_in_use);
42b29870 1276 per_pin = get_pin(spec, pin_idx);
1df5a06a 1277 per_pin->cvt_nid = per_cvt->cvt_nid;
384a48d7
SW		 1278 hinfo->nid = per_cvt->cvt_nid;
1279
e38e486d
TI		 1280 /* flip stripe flag for the assigned stream if supported */
1281 if (get_wcaps(codec, per_cvt->cvt_nid) & AC_WCAP_STRIPE)
1282 azx_stream(get_azx_dev(substream))->stripe = 1;
1283
9152085d 1284 snd_hda_set_dev_select(codec, per_pin->pin_nid, per_pin->dev_id);
bddee96b 1285 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
384a48d7 1286 AC_VERB_SET_CONNECT_SEL,
4846a67e 1287 per_pin->mux_idx);
7ef166b8
WX		 1288
1289 /* configure unused pins to choose other converters */
4846a67e 1290 pin_cvt_fixup(codec, per_pin, 0);
7ef166b8 1291
2bf3c85a 1292 snd_hda_spdif_ctls_assign(codec, pcm_idx, per_cvt->cvt_nid);
bbbe3390 1293
2def8172 1294 /* Initially set the converter's capabilities */
384a48d7
SW		 1295 hinfo->channels_min = per_cvt->channels_min;
1296 hinfo->channels_max = per_cvt->channels_max;
1297 hinfo->rates = per_cvt->rates;
1298 hinfo->formats = per_cvt->formats;
1299 hinfo->maxbps = per_cvt->maxbps;
2def8172 1300
42b29870 1301 eld = &per_pin->sink_eld;
384a48d7 1302 /* Restrict capabilities by ELD if this isn't disabled */
c3d52105 1303 if (!static_hdmi_pcm && eld->eld_valid) {
1613d6b4 1304 snd_hdmi_eld_update_pcm_info(&eld->info, hinfo);
bbbe3390 1305 if (hinfo->channels_min > hinfo->channels_max ||
2ad779b7 1306 !hinfo->rates || !hinfo->formats) {
4053a412 1307 per_cvt->assigned = false;
2ad779b7 1308 hinfo->nid = 0;
2bf3c85a 1309 snd_hda_spdif_ctls_unassign(codec, pcm_idx);
f69548ff
TI		 1310 err = -ENODEV;
1311 goto unlock;
2ad779b7 1312 }
bbbe3390 1313 }
2def8172
SW		 1314
1315 /* Store the updated parameters */
639cef0e
TI		 1316 runtime->hw.channels_min = hinfo->channels_min;
1317 runtime->hw.channels_max = hinfo->channels_max;
1318 runtime->hw.formats = hinfo->formats;
1319 runtime->hw.rates = hinfo->rates;
4fe2ca14
TI		 1320
1321 snd_pcm_hw_constraint_step(substream->runtime, 0,
1322 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
f69548ff
TI		 1323 unlock:
1324 mutex_unlock(&spec->pcm_lock);
1325 return err;
bbbe3390
TI		 1326}
1327
079d88cc
WF		 1328/*
1329 * HDA/HDMI auto parsing
1330 */
384a48d7 1331static int hdmi_read_pin_conn(struct hda_codec *codec, int pin_idx)
079d88cc
WF		 1332{
1333 struct hdmi_spec *spec = codec->spec;
bce0d2a8 1334 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
384a48d7 1335 hda_nid_t pin_nid = per_pin->pin_nid;
9c32fea8 1336 int dev_id = per_pin->dev_id;
ae254888 1337 int conns;
079d88cc
WF		 1338
1339 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
4e76a883 1340 codec_warn(codec,
13b1f8aa 1341 "HDMI: pin NID 0x%x wcaps %#x does not support connection list\n",
079d88cc
WF		 1342 pin_nid, get_wcaps(codec, pin_nid));
1343 return -EINVAL;
1344 }
1345
9c32fea8
NM		 1346 snd_hda_set_dev_select(codec, pin_nid, dev_id);
1347
ae254888
KV		 1348 if (spec->intel_hsw_fixup) {
1349 conns = spec->num_cvts;
1350 memcpy(per_pin->mux_nids, spec->cvt_nids,
1351 sizeof(hda_nid_t) * conns);
1352 } else {
1353 conns = snd_hda_get_raw_connections(codec, pin_nid,
1354 per_pin->mux_nids,
1355 HDA_MAX_CONNECTIONS);
1356 }
1357
9152085d 1358 /* all the device entries on the same pin have the same conn list */
ae254888 1359 per_pin->num_mux_nids = conns;
079d88cc
WF		 1360
1361 return 0;
1362}
1363
a76056f2 1364static int hdmi_find_pcm_slot(struct hdmi_spec *spec,
5398e94f 1365 struct hdmi_spec_per_pin *per_pin)
a76056f2
LY		 1366{
1367 int i;
1368
c7419378 1369 for (i = 0; i < spec->pcm_used; i++) {
a76056f2
LY		 1370 if (!test_bit(i, &spec->pcm_bitmap))
1371 return i;
1372 }
1373 return -EBUSY;
1374}
1375
1376static void hdmi_attach_hda_pcm(struct hdmi_spec *spec,
1377 struct hdmi_spec_per_pin *per_pin)
1378{
1379 int idx;
1380
1381 /* pcm already be attached to the pin */
1382 if (per_pin->pcm)
1383 return;
f785f5ee
TI		 1384 /* try the previously used slot at first */
1385 idx = per_pin->prev_pcm_idx;
1386 if (idx >= 0) {
1387 if (!test_bit(idx, &spec->pcm_bitmap))
1388 goto found;
1389 per_pin->prev_pcm_idx = -1; /* no longer valid, clear it */
1390 }
a76056f2 1391 idx = hdmi_find_pcm_slot(spec, per_pin);
d10a80de 1392 if (idx == -EBUSY)
a76056f2 1393 return;
f785f5ee 1394 found:
a76056f2 1395 per_pin->pcm_idx = idx;
2bea241a 1396 per_pin->pcm = get_hdmi_pcm(spec, idx);
a76056f2
LY		 1397 set_bit(idx, &spec->pcm_bitmap);
1398}
1399
1400static void hdmi_detach_hda_pcm(struct hdmi_spec *spec,
1401 struct hdmi_spec_per_pin *per_pin)
1402{
1403 int idx;
1404
1405 /* pcm already be detached from the pin */
1406 if (!per_pin->pcm)
1407 return;
1408 idx = per_pin->pcm_idx;
1409 per_pin->pcm_idx = -1;
f785f5ee 1410 per_pin->prev_pcm_idx = idx; /* remember the previous index */
a76056f2
LY		 1411 per_pin->pcm = NULL;
1412 if (idx >= 0 && idx < spec->pcm_used)
1413 clear_bit(idx, &spec->pcm_bitmap);
1414}
1415
ac98379a
LY		 1416static int hdmi_get_pin_cvt_mux(struct hdmi_spec *spec,
1417 struct hdmi_spec_per_pin *per_pin, hda_nid_t cvt_nid)
1418{
1419 int mux_idx;
1420
1421 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
1422 if (per_pin->mux_nids[mux_idx] == cvt_nid)
1423 break;
1424 return mux_idx;
1425}
1426
1427static bool check_non_pcm_per_cvt(struct hda_codec *codec, hda_nid_t cvt_nid);
1428
1429static void hdmi_pcm_setup_pin(struct hdmi_spec *spec,
1430 struct hdmi_spec_per_pin *per_pin)
1431{
1432 struct hda_codec *codec = per_pin->codec;
1433 struct hda_pcm *pcm;
1434 struct hda_pcm_stream *hinfo;
1435 struct snd_pcm_substream *substream;
1436 int mux_idx;
1437 bool non_pcm;
1438
9bf320f0 1439 if (per_pin->pcm_idx < 0 || per_pin->pcm_idx >= spec->pcm_used)
ac98379a 1440 return;
9bf320f0 1441 pcm = get_pcm_rec(spec, per_pin->pcm_idx);
8a7d6003
TI		 1442 if (!pcm->pcm)
1443 return;
ac98379a
LY		 1444 if (!test_bit(per_pin->pcm_idx, &spec->pcm_in_use))
1445 return;
1446
1447 /* hdmi audio only uses playback and one substream */
1448 hinfo = pcm->stream;
1449 substream = pcm->pcm->streams[0].substream;
1450
1451 per_pin->cvt_nid = hinfo->nid;
1452
1453 mux_idx = hdmi_get_pin_cvt_mux(spec, per_pin, hinfo->nid);
9152085d
LY		 1454 if (mux_idx < per_pin->num_mux_nids) {
1455 snd_hda_set_dev_select(codec, per_pin->pin_nid,
1456 per_pin->dev_id);
ac98379a
LY		 1457 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
1458 AC_VERB_SET_CONNECT_SEL,
1459 mux_idx);
9152085d 1460 }
ac98379a
LY		 1461 snd_hda_spdif_ctls_assign(codec, per_pin->pcm_idx, hinfo->nid);
1462
1463 non_pcm = check_non_pcm_per_cvt(codec, hinfo->nid);
1464 if (substream->runtime)
1465 per_pin->channels = substream->runtime->channels;
1466 per_pin->setup = true;
1467 per_pin->mux_idx = mux_idx;
1468
1469 hdmi_setup_audio_infoframe(codec, per_pin, non_pcm);
1470}
1471
1472static void hdmi_pcm_reset_pin(struct hdmi_spec *spec,
1473 struct hdmi_spec_per_pin *per_pin)
1474{
1475 if (per_pin->pcm_idx >= 0 && per_pin->pcm_idx < spec->pcm_used)
1476 snd_hda_spdif_ctls_unassign(per_pin->codec, per_pin->pcm_idx);
1477
1478 per_pin->chmap_set = false;
1479 memset(per_pin->chmap, 0, sizeof(per_pin->chmap));
1480
1481 per_pin->setup = false;
1482 per_pin->channels = 0;
1483}
1484
adf615a6
TI		 1485static struct snd_jack *pin_idx_to_pcm_jack(struct hda_codec *codec,
1486 struct hdmi_spec_per_pin *per_pin)
1487{
1488 struct hdmi_spec *spec = codec->spec;
1489
1490 if (per_pin->pcm_idx >= 0)
1491 return spec->pcm_rec[per_pin->pcm_idx].jack;
1492 else
1493 return NULL;
1494}
1495
e90247f9
TI		 1496/* update per_pin ELD from the given new ELD;
1497 * setup info frame and notification accordingly
adf615a6 1498 * also notify ELD kctl and report jack status changes
e90247f9 1499 */
adf615a6 1500static void update_eld(struct hda_codec *codec,
e90247f9 1501 struct hdmi_spec_per_pin *per_pin,
adf615a6
TI		 1502 struct hdmi_eld *eld,
1503 int repoll)
e90247f9
TI		 1504{
1505 struct hdmi_eld *pin_eld = &per_pin->sink_eld;
a76056f2 1506 struct hdmi_spec *spec = codec->spec;
adf615a6 1507 struct snd_jack *pcm_jack;
e90247f9
TI		 1508 bool old_eld_valid = pin_eld->eld_valid;
1509 bool eld_changed;
f953e72c 1510 int pcm_idx;
e90247f9 1511
adf615a6
TI		 1512 if (eld->eld_valid) {
1513 if (eld->eld_size <= 0 ||
1514 snd_hdmi_parse_eld(codec, &eld->info, eld->eld_buffer,
1515 eld->eld_size) < 0) {
1516 eld->eld_valid = false;
1517 if (repoll) {
1518 schedule_delayed_work(&per_pin->work,
1519 msecs_to_jiffies(300));
1520 return;
1521 }
1522 }
1523 }
1524
ce9778b7 1525 if (!eld->eld_valid || eld->eld_size <= 0 || eld->info.sad_count <= 0) {
adf615a6
TI		 1526 eld->eld_valid = false;
1527 eld->eld_size = 0;
1528 }
1529
fb087eaa
LY		 1530 /* for monitor disconnection, save pcm_idx firstly */
1531 pcm_idx = per_pin->pcm_idx;
adf615a6
TI		 1532
1533 /*
1534 * pcm_idx >=0 before update_eld() means it is in monitor
1535 * disconnected event. Jack must be fetched before update_eld().
1536 */
1537 pcm_jack = pin_idx_to_pcm_jack(codec, per_pin);
1538
090ddad4
TI		 1539 if (!spec->static_pcm_mapping) {
1540 if (eld->eld_valid) {
1541 hdmi_attach_hda_pcm(spec, per_pin);
1542 hdmi_pcm_setup_pin(spec, per_pin);
1543 } else {
1544 hdmi_pcm_reset_pin(spec, per_pin);
1545 hdmi_detach_hda_pcm(spec, per_pin);
1546 }
a76056f2 1547 }
090ddad4 1548
fb087eaa
LY		 1549 /* if pcm_idx == -1, it means this is in monitor connection event
1550 * we can get the correct pcm_idx now.
1551 */
1552 if (pcm_idx == -1)
1553 pcm_idx = per_pin->pcm_idx;
adf615a6
TI		 1554 if (!pcm_jack)
1555 pcm_jack = pin_idx_to_pcm_jack(codec, per_pin);
a76056f2 1556
e90247f9
TI		 1557 if (eld->eld_valid)
1558 snd_hdmi_show_eld(codec, &eld->info);
1559
1560 eld_changed = (pin_eld->eld_valid != eld->eld_valid);
551626ec
TI		 1561 eld_changed |= (pin_eld->monitor_present != eld->monitor_present);
1562 if (!eld_changed && eld->eld_valid && pin_eld->eld_valid)
e90247f9
TI		 1563 if (pin_eld->eld_size != eld->eld_size ||
1564 memcmp(pin_eld->eld_buffer, eld->eld_buffer,
1565 eld->eld_size) != 0)
1566 eld_changed = true;
1567
551626ec
TI		 1568 if (eld_changed) {
1569 pin_eld->monitor_present = eld->monitor_present;
1570 pin_eld->eld_valid = eld->eld_valid;
1571 pin_eld->eld_size = eld->eld_size;
1572 if (eld->eld_valid)
1573 memcpy(pin_eld->eld_buffer, eld->eld_buffer,
1574 eld->eld_size);
1575 pin_eld->info = eld->info;
1576 }
e90247f9
TI		 1577
1578 /*
1579 * Re-setup pin and infoframe. This is needed e.g. when
1580 * - sink is first plugged-in
1581 * - transcoder can change during stream playback on Haswell
1582 * and this can make HW reset converter selection on a pin.
1583 */
1584 if (eld->eld_valid && !old_eld_valid && per_pin->setup) {
4846a67e 1585 pin_cvt_fixup(codec, per_pin, 0);
e90247f9
TI		 1586 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
1587 }
1588
fb087eaa 1589 if (eld_changed && pcm_idx >= 0)
e90247f9
TI		 1590 snd_ctl_notify(codec->card,
1591 SNDRV_CTL_EVENT_MASK_VALUE |
1592 SNDRV_CTL_EVENT_MASK_INFO,
fb087eaa 1593 &get_hdmi_pcm(spec, pcm_idx)->eld_ctl->id);
e90247f9 1594
adf615a6 1595 if (eld_changed && pcm_jack)
db845402
TI		 1596 snd_jack_report(pcm_jack,
1597 (eld->monitor_present && eld->eld_valid) ?
1598 SND_JACK_AVOUT : 0);
c7e661a1 1599}
db845402 1600
788d441a 1601/* update ELD and jack state via HD-audio verbs */
db845402 1602static void hdmi_present_sense_via_verbs(struct hdmi_spec_per_pin *per_pin,
788d441a 1603 int repoll)
079d88cc 1604{
744626da 1605 struct hda_codec *codec = per_pin->codec;
4bd038f9
DH		 1606 struct hdmi_spec *spec = codec->spec;
1607 struct hdmi_eld *eld = &spec->temp_eld;
6ddc2f74 1608 struct device *dev = hda_codec_dev(codec);
744626da 1609 hda_nid_t pin_nid = per_pin->pin_nid;
9c32fea8 1610 int dev_id = per_pin->dev_id;
5d44f927
SW		 1611 /*
1612 * Always execute a GetPinSense verb here, even when called from
1613 * hdmi_intrinsic_event; for some NVIDIA HW, the unsolicited
1614 * response's PD bit is not the real PD value, but indicates that
1615 * the real PD value changed. An older version of the HD-audio
1616 * specification worked this way. Hence, we just ignore the data in
1617 * the unsolicited response to avoid custom WARs.
1618 */
da4a7a39 1619 int present;
ae47e2ec
TI		 1620 int ret;
1621
6ddc2f74
MK		 1622#ifdef CONFIG_PM
1623 if (dev->power.runtime_status == RPM_SUSPENDING)
1624 return;
1625#endif
1626
ae47e2ec 1627 ret = snd_hda_power_up_pm(codec);
6ddc2f74 1628 if (ret < 0 && pm_runtime_suspended(dev))
ae47e2ec 1629 goto out;
079d88cc 1630
9c32fea8 1631 present = snd_hda_jack_pin_sense(codec, pin_nid, dev_id);
da4a7a39 1632
a4e9a38b 1633 mutex_lock(&per_pin->lock);
c44da62b
TI		 1634 eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
1635 if (eld->monitor_present)
4bd038f9
DH		 1636 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
1637 else
1638 eld->eld_valid = false;
079d88cc 1639
4e76a883 1640 codec_dbg(codec,
13b1f8aa 1641 "HDMI status: Codec=%d NID=0x%x Presence_Detect=%d ELD_Valid=%d\n",
c44da62b 1642 codec->addr, pin_nid, eld->monitor_present, eld->eld_valid);
5d44f927 1643
4bd038f9 1644 if (eld->eld_valid) {
9c32fea8
NM		 1645 if (spec->ops.pin_get_eld(codec, pin_nid, dev_id,
1646 eld->eld_buffer, &eld->eld_size) < 0)
4bd038f9 1647 eld->eld_valid = false;
744626da 1648 }
4bd038f9 1649
adf615a6 1650 update_eld(codec, per_pin, eld, repoll);
c7e661a1 1651 mutex_unlock(&per_pin->lock);
ae47e2ec
TI		 1652 out:
1653 snd_hda_power_down_pm(codec);
3184270e
LY		 1654}
1655
b1a50397
KV		 1656#define I915_SILENT_RATE 48000
1657#define I915_SILENT_CHANNELS 2
b1a50397
KV		 1658#define I915_SILENT_FORMAT_BITS 16
1659#define I915_SILENT_FMT_MASK 0xf
1660
15175a4f
KV		 1661static void silent_stream_enable_i915(struct hda_codec *codec,
1662 struct hdmi_spec_per_pin *per_pin)
1663{
1664 unsigned int format;
1665
1666 snd_hdac_sync_audio_rate(&codec->core, per_pin->pin_nid,
1667 per_pin->dev_id, I915_SILENT_RATE);
1668
1669 /* trigger silent stream generation in hw */
67ea58da
CR		 1670 format = snd_hdac_stream_format(I915_SILENT_CHANNELS, I915_SILENT_FORMAT_BITS,
1671 I915_SILENT_RATE);
15175a4f
KV		 1672 snd_hda_codec_setup_stream(codec, per_pin->cvt_nid,
1673 I915_SILENT_FMT_MASK, I915_SILENT_FMT_MASK, format);
1674 usleep_range(100, 200);
1675 snd_hda_codec_setup_stream(codec, per_pin->cvt_nid, I915_SILENT_FMT_MASK, 0, format);
1676
1677 per_pin->channels = I915_SILENT_CHANNELS;
1678 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
1679}
1680
1681static void silent_stream_set_kae(struct hda_codec *codec,
1682 struct hdmi_spec_per_pin *per_pin,
1683 bool enable)
1684{
1685 unsigned int param;
1686
1687 codec_dbg(codec, "HDMI: KAE %d cvt-NID=0x%x\n", enable, per_pin->cvt_nid);
1688
1689 param = snd_hda_codec_read(codec, per_pin->cvt_nid, 0, AC_VERB_GET_DIGI_CONVERT_1, 0);
1690 param = (param >> 16) & 0xff;
1691
1692 if (enable)
1693 param |= AC_DIG3_KAE;
1694 else
1695 param &= ~AC_DIG3_KAE;
1696
1697 snd_hda_codec_write(codec, per_pin->cvt_nid, 0, AC_VERB_SET_DIGI_CONVERT_3, param);
1698}
1699
951894cf 1700static void silent_stream_enable(struct hda_codec *codec,
b1a50397 1701 struct hdmi_spec_per_pin *per_pin)
951894cf 1702{
b1a50397
KV		 1703 struct hdmi_spec *spec = codec->spec;
1704 struct hdmi_spec_per_cvt *per_cvt;
1705 int cvt_idx, pin_idx, err;
15175a4f
KV		 1706 int keep_power = 0;
1707
1708 /*
1709 * Power-up will call hdmi_present_sense, so the PM calls
1710 * have to be done without mutex held.
1711 */
1712
1713 err = snd_hda_power_up_pm(codec);
1714 if (err < 0 && err != -EACCES) {
1715 codec_err(codec,
1716 "Failed to power up codec for silent stream enable ret=[%d]\n", err);
1717 snd_hda_power_down_pm(codec);
1718 return;
1719 }
951894cf
HP		 1720
1721 mutex_lock(&per_pin->lock);
1722
b1a50397
KV		 1723 if (per_pin->setup) {
1724 codec_dbg(codec, "hdmi: PCM already open, no silent stream\n");
15175a4f 1725 err = -EBUSY;
b1a50397
KV		 1726 goto unlock_out;
1727 }
1728
1729 pin_idx = pin_id_to_pin_index(codec, per_pin->pin_nid, per_pin->dev_id);
fc6f923e 1730 err = hdmi_choose_cvt(codec, pin_idx, &cvt_idx, true);
b1a50397
KV		 1731 if (err) {
1732 codec_err(codec, "hdmi: no free converter to enable silent mode\n");
1733 goto unlock_out;
1734 }
1735
1736 per_cvt = get_cvt(spec, cvt_idx);
fc6f923e 1737 per_cvt->silent_stream = true;
b1a50397
KV		 1738 per_pin->cvt_nid = per_cvt->cvt_nid;
1739 per_pin->silent_stream = true;
1740
1741 codec_dbg(codec, "hdmi: enabling silent stream pin-NID=0x%x cvt-NID=0x%x\n",
1742 per_pin->pin_nid, per_cvt->cvt_nid);
951894cf 1743
b1a50397
KV		 1744 snd_hda_set_dev_select(codec, per_pin->pin_nid, per_pin->dev_id);
1745 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
1746 AC_VERB_SET_CONNECT_SEL,
1747 per_pin->mux_idx);
951894cf 1748
b1a50397
KV		 1749 /* configure unused pins to choose other converters */
1750 pin_cvt_fixup(codec, per_pin, 0);
1751
15175a4f
KV		 1752 switch (spec->silent_stream_type) {
1753 case SILENT_STREAM_KAE:
b17e7ea0 1754 silent_stream_enable_i915(codec, per_pin);
15175a4f
KV		 1755 silent_stream_set_kae(codec, per_pin, true);
1756 break;
1757 case SILENT_STREAM_I915:
1758 silent_stream_enable_i915(codec, per_pin);
1759 keep_power = 1;
1760 break;
1761 default:
1762 break;
1763 }
951894cf 1764
b1a50397 1765 unlock_out:
951894cf 1766 mutex_unlock(&per_pin->lock);
15175a4f
KV		 1767
1768 if (err || !keep_power)
1769 snd_hda_power_down_pm(codec);
951894cf
HP		 1770}
1771
b1a50397
KV		 1772static void silent_stream_disable(struct hda_codec *codec,
1773 struct hdmi_spec_per_pin *per_pin)
1774{
1775 struct hdmi_spec *spec = codec->spec;
1776 struct hdmi_spec_per_cvt *per_cvt;
15175a4f
KV		 1777 int cvt_idx, err;
1778
1779 err = snd_hda_power_up_pm(codec);
1780 if (err < 0 && err != -EACCES) {
1781 codec_err(codec,
1782 "Failed to power up codec for silent stream disable ret=[%d]\n",
1783 err);
1784 snd_hda_power_down_pm(codec);
1785 return;
1786 }
b1a50397
KV		 1787
1788 mutex_lock(&per_pin->lock);
1789 if (!per_pin->silent_stream)
1790 goto unlock_out;
1791
1792 codec_dbg(codec, "HDMI: disable silent stream on pin-NID=0x%x cvt-NID=0x%x\n",
1793 per_pin->pin_nid, per_pin->cvt_nid);
1794
1795 cvt_idx = cvt_nid_to_cvt_index(codec, per_pin->cvt_nid);
1796 if (cvt_idx >= 0 && cvt_idx < spec->num_cvts) {
1797 per_cvt = get_cvt(spec, cvt_idx);
fc6f923e 1798 per_cvt->silent_stream = false;
b1a50397
KV		 1799 }
1800
15175a4f
KV		 1801 if (spec->silent_stream_type == SILENT_STREAM_I915) {
1802 /* release ref taken in silent_stream_enable() */
1803 snd_hda_power_down_pm(codec);
1804 } else if (spec->silent_stream_type == SILENT_STREAM_KAE) {
1805 silent_stream_set_kae(codec, per_pin, false);
1806 }
1807
b1a50397
KV		 1808 per_pin->cvt_nid = 0;
1809 per_pin->silent_stream = false;
1810
1811 unlock_out:
3d5c5fdc 1812 mutex_unlock(&per_pin->lock);
15175a4f
KV		 1813
1814 snd_hda_power_down_pm(codec);
b1a50397
KV		 1815}
1816
788d441a
TI		 1817/* update ELD and jack state via audio component */
1818static void sync_eld_via_acomp(struct hda_codec *codec,
1819 struct hdmi_spec_per_pin *per_pin)
1820{
788d441a
TI		 1821 struct hdmi_spec *spec = codec->spec;
1822 struct hdmi_eld *eld = &spec->temp_eld;
951894cf 1823 bool monitor_prev, monitor_next;
788d441a 1824
e2dc7d7d 1825 mutex_lock(&per_pin->lock);
c64c1437 1826 eld->monitor_present = false;
951894cf 1827 monitor_prev = per_pin->sink_eld.monitor_present;
adf615a6 1828 eld->eld_size = snd_hdac_acomp_get_eld(&codec->core, per_pin->pin_nid,
9152085d
LY		 1829 per_pin->dev_id, &eld->monitor_present,
1830 eld->eld_buffer, ELD_MAX_SIZE);
adf615a6
TI		 1831 eld->eld_valid = (eld->eld_size > 0);
1832 update_eld(codec, per_pin, eld, 0);
951894cf 1833 monitor_next = per_pin->sink_eld.monitor_present;
e2dc7d7d 1834 mutex_unlock(&per_pin->lock);
951894cf 1835
15175a4f
KV		 1836 if (spec->silent_stream_type) {
1837 if (!monitor_prev && monitor_next)
951894cf 1838 silent_stream_enable(codec, per_pin);
15175a4f 1839 else if (monitor_prev && !monitor_next)
b1a50397 1840 silent_stream_disable(codec, per_pin);
951894cf 1841 }
788d441a
TI		 1842}
1843
db845402 1844static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll)
788d441a
TI		 1845{
1846 struct hda_codec *codec = per_pin->codec;
1847
ae47e2ec 1848 if (!codec_has_acomp(codec))
db845402 1849 hdmi_present_sense_via_verbs(per_pin, repoll);
ae47e2ec 1850 else
788d441a 1851 sync_eld_via_acomp(codec, per_pin);
788d441a
TI		 1852}
1853
744626da
WF		 1854static void hdmi_repoll_eld(struct work_struct *work)
1855{
1856 struct hdmi_spec_per_pin *per_pin =
1857 container_of(to_delayed_work(work), struct hdmi_spec_per_pin, work);
aaa23f86
CW		 1858 struct hda_codec *codec = per_pin->codec;
1859 struct hdmi_spec *spec = codec->spec;
8c2e6728
HW		 1860 struct hda_jack_tbl *jack;
1861
5204a05d
NM		 1862 jack = snd_hda_jack_tbl_get_mst(codec, per_pin->pin_nid,
1863 per_pin->dev_id);
8c2e6728
HW		 1864 if (jack)
1865 jack->jack_dirty = 1;
744626da 1866
c6e8453e
WF		 1867 if (per_pin->repoll_count++ > 6)
1868 per_pin->repoll_count = 0;
1869
aaa23f86 1870 mutex_lock(&spec->pcm_lock);
db845402 1871 hdmi_present_sense(per_pin, per_pin->repoll_count);
aaa23f86 1872 mutex_unlock(&spec->pcm_lock);
744626da
WF		 1873}
1874
079d88cc
WF		 1875static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
1876{
1877 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1878 unsigned int caps, config;
1879 int pin_idx;
1880 struct hdmi_spec_per_pin *per_pin;
07acecc1 1881 int err;
9152085d 1882 int dev_num, i;
079d88cc 1883
efc2f8de 1884 caps = snd_hda_query_pin_caps(codec, pin_nid);
384a48d7
SW		 1885 if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
1886 return 0;
1887
9152085d
LY		 1888 /*
1889 * For DP MST audio, Configuration Default is the same for
1890 * all device entries on the same pin
1891 */
efc2f8de 1892 config = snd_hda_codec_get_pincfg(codec, pin_nid);
cd72c317
KHF		 1893 if (get_defcfg_connect(config) == AC_JACK_PORT_NONE &&
1894 !spec->force_connect)
384a48d7
SW		 1895 return 0;
1896
9152085d
LY		 1897 /*
1898 * To simplify the implementation, malloc all
1899 * the virtual pins in the initialization statically
1900 */
cb45722b 1901 if (spec->intel_hsw_fixup) {
9152085d 1902 /*
e839fbed
KV		 1903 * On Intel platforms, device entries count returned
1904 * by AC_PAR_DEVLIST_LEN is dynamic, and depends on
1905 * the type of receiver that is connected. Allocate pin
1906 * structures based on worst case.
9152085d 1907 */
e839fbed 1908 dev_num = spec->dev_num;
ef6f5494 1909 } else if (codec->dp_mst) {
9152085d
LY		 1910 dev_num = snd_hda_get_num_devices(codec, pin_nid) + 1;
1911 /*
1912 * spec->dev_num is the maxinum number of device entries
1913 * among all the pins
1914 */
1915 spec->dev_num = (spec->dev_num > dev_num) ?
1916 spec->dev_num : dev_num;
1917 } else {
1918 /*
1919 * If the platform doesn't support DP MST,
1920 * manually set dev_num to 1. This means
1921 * the pin has only one device entry.
1922 */
1923 dev_num = 1;
1924 spec->dev_num = 1;
2bea241a 1925 }
079d88cc 1926
9152085d
LY		 1927 for (i = 0; i < dev_num; i++) {
1928 pin_idx = spec->num_pins;
1929 per_pin = snd_array_new(&spec->pins);
079d88cc 1930
9152085d
LY		 1931 if (!per_pin)
1932 return -ENOMEM;
1933
ef6f5494
JK		 1934 per_pin->pcm = NULL;
1935 per_pin->pcm_idx = -1;
f785f5ee 1936 per_pin->prev_pcm_idx = -1;
9152085d
LY		 1937 per_pin->pin_nid = pin_nid;
1938 per_pin->pin_nid_idx = spec->num_nids;
1939 per_pin->dev_id = i;
1940 per_pin->non_pcm = false;
1941 snd_hda_set_dev_select(codec, pin_nid, i);
9152085d
LY		 1942 err = hdmi_read_pin_conn(codec, pin_idx);
1943 if (err < 0)
1944 return err;
ef6f5494
JK		 1945 if (!is_jack_detectable(codec, pin_nid))
1946 codec_warn(codec, "HDMI: pin NID 0x%x - jack not detectable\n", pin_nid);
9152085d
LY		 1947 spec->num_pins++;
1948 }
1949 spec->num_nids++;
079d88cc 1950
384a48d7 1951 return 0;
079d88cc
WF		 1952}
1953
384a48d7 1954static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
079d88cc
WF		 1955{
1956 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1957 struct hdmi_spec_per_cvt *per_cvt;
1958 unsigned int chans;
1959 int err;
079d88cc 1960
384a48d7
SW		 1961 chans = get_wcaps(codec, cvt_nid);
1962 chans = get_wcaps_channels(chans);
1963
bce0d2a8
TI		 1964 per_cvt = snd_array_new(&spec->cvts);
1965 if (!per_cvt)
1966 return -ENOMEM;
384a48d7
SW		 1967
1968 per_cvt->cvt_nid = cvt_nid;
1969 per_cvt->channels_min = 2;
d45e6889 1970 if (chans <= 16) {
384a48d7 1971 per_cvt->channels_max = chans;
67b90cb8
SP		 1972 if (chans > spec->chmap.channels_max)
1973 spec->chmap.channels_max = chans;
d45e6889 1974 }
384a48d7
SW		 1975
1976 err = snd_hda_query_supported_pcm(codec, cvt_nid,
1977 &per_cvt->rates,
1978 &per_cvt->formats,
a7fc8b86 1979 NULL,
384a48d7
SW		 1980 &per_cvt->maxbps);
1981 if (err < 0)
1982 return err;
1983
bce0d2a8
TI		 1984 if (spec->num_cvts < ARRAY_SIZE(spec->cvt_nids))
1985 spec->cvt_nids[spec->num_cvts] = cvt_nid;
1986 spec->num_cvts++;
079d88cc
WF		 1987
1988 return 0;
1989}
1990
cd72c317 1991static const struct snd_pci_quirk force_connect_list[] = {
d96f27c8 1992 SND_PCI_QUIRK(0x103c, 0x870f, "HP", 1),
cd72c317 1993 SND_PCI_QUIRK(0x103c, 0x871a, "HP", 1),
31b57394 1994 SND_PCI_QUIRK(0x103c, 0x8711, "HP", 1),
de1ccb9e 1995 SND_PCI_QUIRK(0x103c, 0x8715, "HP", 1),
924f5ca2
KV		 1996 SND_PCI_QUIRK(0x1043, 0x86ae, "ASUS", 1), /* Z170 PRO */
1997 SND_PCI_QUIRK(0x1043, 0x86c7, "ASUS", 1), /* Z170M PLUS */
33f735f1 1998 SND_PCI_QUIRK(0x1462, 0xec94, "MS-7C94", 1),
3b1ff57e 1999 SND_PCI_QUIRK(0x8086, 0x2060, "Intel NUC5CPYB", 1),
e81d71e3 2000 SND_PCI_QUIRK(0x8086, 0x2081, "Intel NUC 10", 1),
cd72c317
KHF		 2001 {}
2002};
2003
079d88cc
WF		 2004static int hdmi_parse_codec(struct hda_codec *codec)
2005{
cd72c317 2006 struct hdmi_spec *spec = codec->spec;
56275036
KV		 2007 hda_nid_t start_nid;
2008 unsigned int caps;
079d88cc 2009 int i, nodes;
cd72c317 2010 const struct snd_pci_quirk *q;
079d88cc 2011
56275036
KV		 2012 nodes = snd_hda_get_sub_nodes(codec, codec->core.afg, &start_nid);
2013 if (!start_nid || nodes < 0) {
4e76a883 2014 codec_warn(codec, "HDMI: failed to get afg sub nodes\n");
079d88cc
WF		 2015 return -EINVAL;
2016 }
2017
4ff19229
TI		 2018 if (enable_all_pins)
2019 spec->force_connect = true;
2020
cd72c317
KHF		 2021 q = snd_pci_quirk_lookup(codec->bus->pci, force_connect_list);
2022
2023 if (q && q->value)
2024 spec->force_connect = true;
2025
56275036
KV		 2026 /*
2027 * hdmi_add_pin() assumes total amount of converters to
2028 * be known, so first discover all converters
2029 */
2030 for (i = 0; i < nodes; i++) {
2031 hda_nid_t nid = start_nid + i;
079d88cc 2032
efc2f8de 2033 caps = get_wcaps(codec, nid);
079d88cc
WF		 2034
2035 if (!(caps & AC_WCAP_DIGITAL))
2036 continue;
2037
56275036 2038 if (get_wcaps_type(caps) == AC_WID_AUD_OUT)
384a48d7 2039 hdmi_add_cvt(codec, nid);
56275036
KV		 2040 }
2041
2042 /* discover audio pins */
2043 for (i = 0; i < nodes; i++) {
2044 hda_nid_t nid = start_nid + i;
2045
2046 caps = get_wcaps(codec, nid);
2047
2048 if (!(caps & AC_WCAP_DIGITAL))
2049 continue;
2050
2051 if (get_wcaps_type(caps) == AC_WID_PIN)
3eaead57 2052 hdmi_add_pin(codec, nid);
079d88cc
WF		 2053 }
2054
079d88cc
WF		 2055 return 0;
2056}
2057
84eb01be
TI		 2058/*
2059 */
1a6003b5
TI		 2060static bool check_non_pcm_per_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
2061{
2062 struct hda_spdif_out *spdif;
2063 bool non_pcm;
2064
2065 mutex_lock(&codec->spdif_mutex);
2066 spdif = snd_hda_spdif_out_of_nid(codec, cvt_nid);
960a581e
LY		 2067 /* Add sanity check to pass klockwork check.
2068 * This should never happen.
2069 */
a2f64724
WB		 2070 if (WARN_ON(spdif == NULL)) {
2071 mutex_unlock(&codec->spdif_mutex);
960a581e 2072 return true;
a2f64724 2073 }
1a6003b5
TI		 2074 non_pcm = !!(spdif->status & IEC958_AES0_NONAUDIO);
2075 mutex_unlock(&codec->spdif_mutex);
2076 return non_pcm;
2077}
2078
84eb01be
TI		 2079/*
2080 * HDMI callbacks
2081 */
2082
2083static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2084 struct hda_codec *codec,
2085 unsigned int stream_tag,
2086 unsigned int format,
2087 struct snd_pcm_substream *substream)
2088{
384a48d7
SW		 2089 hda_nid_t cvt_nid = hinfo->nid;
2090 struct hdmi_spec *spec = codec->spec;
42b29870
LY		 2091 int pin_idx;
2092 struct hdmi_spec_per_pin *per_pin;
ddd621fb 2093 struct snd_pcm_runtime *runtime = substream->runtime;
1a6003b5 2094 bool non_pcm;
053b0559 2095 int pinctl, stripe;
f69548ff 2096 int err = 0;
1a6003b5 2097
42b29870
LY		 2098 mutex_lock(&spec->pcm_lock);
2099 pin_idx = hinfo_to_pin_index(codec, hinfo);
ef6f5494
JK		 2100 if (pin_idx < 0) {
2101 /* when pcm is not bound to a pin skip pin setup and return 0
2102 * to make audio playback be ongoing
42b29870 2103 */
4846a67e 2104 pin_cvt_fixup(codec, NULL, cvt_nid);
42b29870
LY		 2105 snd_hda_codec_setup_stream(codec, cvt_nid,
2106 stream_tag, 0, format);
f69548ff 2107 goto unlock;
42b29870 2108 }
1a6003b5 2109
42b29870 2110 per_pin = get_pin(spec, pin_idx);
4846a67e
TI		 2111
2112 /* Verify pin:cvt selections to avoid silent audio after S3.
2113 * After S3, the audio driver restores pin:cvt selections
2114 * but this can happen before gfx is ready and such selection
2115 * is overlooked by HW. Thus multiple pins can share a same
2116 * default convertor and mute control will affect each other,
2117 * which can cause a resumed audio playback become silent
2118 * after S3.
2119 */
2120 pin_cvt_fixup(codec, per_pin, 0);
2df6742f 2121
ddd621fb
LY		 2122 /* Call sync_audio_rate to set the N/CTS/M manually if necessary */
2123 /* Todo: add DP1.2 MST audio support later */
93a9ff15 2124 if (codec_has_acomp(codec))
9c32fea8
NM		 2125 snd_hdac_sync_audio_rate(&codec->core, per_pin->pin_nid,
2126 per_pin->dev_id, runtime->rate);
ddd621fb 2127
1a6003b5 2128 non_pcm = check_non_pcm_per_cvt(codec, cvt_nid);
a4e9a38b 2129 mutex_lock(&per_pin->lock);
b054087d
TI		 2130 per_pin->channels = substream->runtime->channels;
2131 per_pin->setup = true;
384a48d7 2132
053b0559
SP		 2133 if (get_wcaps(codec, cvt_nid) & AC_WCAP_STRIPE) {
2134 stripe = snd_hdac_get_stream_stripe_ctl(&codec->bus->core,
2135 substream);
2136 snd_hda_codec_write(codec, cvt_nid, 0,
2137 AC_VERB_SET_STRIPE_CONTROL,
2138 stripe);
2139 }
2140
b054087d 2141 hdmi_setup_audio_infoframe(codec, per_pin, non_pcm);
a4e9a38b 2142 mutex_unlock(&per_pin->lock);
75fae117 2143 if (spec->dyn_pin_out) {
9c32fea8
NM		 2144 snd_hda_set_dev_select(codec, per_pin->pin_nid,
2145 per_pin->dev_id);
2146 pinctl = snd_hda_codec_read(codec, per_pin->pin_nid, 0,
75fae117 2147 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
9c32fea8 2148 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
75fae117
SW		 2149 AC_VERB_SET_PIN_WIDGET_CONTROL,
2150 pinctl | PIN_OUT);
2151 }
2152
9152085d 2153 /* snd_hda_set_dev_select() has been called before */
9c32fea8
NM		 2154 err = spec->ops.setup_stream(codec, cvt_nid, per_pin->pin_nid,
2155 per_pin->dev_id, stream_tag, format);
f69548ff 2156 unlock:
42b29870
LY		 2157 mutex_unlock(&spec->pcm_lock);
2158 return err;
84eb01be
TI		 2159}
2160
8dfaa573
TI		 2161static int generic_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2162 struct hda_codec *codec,
2163 struct snd_pcm_substream *substream)
2164{
2165 snd_hda_codec_cleanup_stream(codec, hinfo->nid);
2166 return 0;
2167}
2168
f2ad24fa
TI		 2169static int hdmi_pcm_close(struct hda_pcm_stream *hinfo,
2170 struct hda_codec *codec,
2171 struct snd_pcm_substream *substream)
384a48d7
SW		 2172{
2173 struct hdmi_spec *spec = codec->spec;
2bf3c85a 2174 int cvt_idx, pin_idx, pcm_idx;
384a48d7
SW		 2175 struct hdmi_spec_per_cvt *per_cvt;
2176 struct hdmi_spec_per_pin *per_pin;
75fae117 2177 int pinctl;
f69548ff 2178 int err = 0;
384a48d7 2179
ce1558c2 2180 mutex_lock(&spec->pcm_lock);
384a48d7 2181 if (hinfo->nid) {
2bf3c85a 2182 pcm_idx = hinfo_to_pcm_index(codec, hinfo);
ce1558c2
KV		 2183 if (snd_BUG_ON(pcm_idx < 0)) {
2184 err = -EINVAL;
2185 goto unlock;
2186 }
4e76a883 2187 cvt_idx = cvt_nid_to_cvt_index(codec, hinfo->nid);
ce1558c2
KV		 2188 if (snd_BUG_ON(cvt_idx < 0)) {
2189 err = -EINVAL;
2190 goto unlock;
2191 }
bce0d2a8 2192 per_cvt = get_cvt(spec, cvt_idx);
4053a412 2193 per_cvt->assigned = false;
384a48d7
SW		 2194 hinfo->nid = 0;
2195
6fd739c0
TI		 2196 azx_stream(get_azx_dev(substream))->stripe = 0;
2197
b09887f8 2198 snd_hda_spdif_ctls_unassign(codec, pcm_idx);
ac98379a 2199 clear_bit(pcm_idx, &spec->pcm_in_use);
4e76a883 2200 pin_idx = hinfo_to_pin_index(codec, hinfo);
f609bf6b
CJ		 2201 /*
2202 * In such a case, return 0 to match the behavior in
2203 * hdmi_pcm_open()
2204 */
ef6f5494 2205 if (pin_idx < 0)
f69548ff 2206 goto unlock;
42b29870 2207
bce0d2a8 2208 per_pin = get_pin(spec, pin_idx);
384a48d7 2209
75fae117 2210 if (spec->dyn_pin_out) {
9c32fea8
NM		 2211 snd_hda_set_dev_select(codec, per_pin->pin_nid,
2212 per_pin->dev_id);
75fae117
SW		 2213 pinctl = snd_hda_codec_read(codec, per_pin->pin_nid, 0,
2214 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
2215 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
2216 AC_VERB_SET_PIN_WIDGET_CONTROL,
2217 pinctl & ~PIN_OUT);
2218 }
2219
a4e9a38b 2220 mutex_lock(&per_pin->lock);
d45e6889
TI		 2221 per_pin->chmap_set = false;
2222 memset(per_pin->chmap, 0, sizeof(per_pin->chmap));
b054087d
TI		 2223
2224 per_pin->setup = false;
2225 per_pin->channels = 0;
a4e9a38b 2226 mutex_unlock(&per_pin->lock);
384a48d7 2227 }
d45e6889 2228
ce1558c2
KV		 2229unlock:
2230 mutex_unlock(&spec->pcm_lock);
2231
f69548ff 2232 return err;
384a48d7
SW		 2233}
2234
2235static const struct hda_pcm_ops generic_ops = {
2236 .open = hdmi_pcm_open,
f2ad24fa 2237 .close = hdmi_pcm_close,
384a48d7 2238 .prepare = generic_hdmi_playback_pcm_prepare,
8dfaa573 2239 .cleanup = generic_hdmi_playback_pcm_cleanup,
84eb01be
TI		 2240};
2241
44fde3b8
SP		 2242static int hdmi_get_spk_alloc(struct hdac_device *hdac, int pcm_idx)
2243{
8c11827b 2244 struct hda_codec *codec = hdac_to_hda_codec(hdac);
44fde3b8
SP		 2245 struct hdmi_spec *spec = codec->spec;
2246 struct hdmi_spec_per_pin *per_pin = pcm_idx_to_pin(spec, pcm_idx);
2247
2248 if (!per_pin)
2249 return 0;
2250
2251 return per_pin->sink_eld.info.spk_alloc;
2252}
2253
9b3dc8aa
SP		 2254static void hdmi_get_chmap(struct hdac_device *hdac, int pcm_idx,
2255 unsigned char *chmap)
2256{
8c11827b 2257 struct hda_codec *codec = hdac_to_hda_codec(hdac);
9b3dc8aa
SP		 2258 struct hdmi_spec *spec = codec->spec;
2259 struct hdmi_spec_per_pin *per_pin = pcm_idx_to_pin(spec, pcm_idx);
2260
2261 /* chmap is already set to 0 in caller */
2262 if (!per_pin)
2263 return;
2264
2265 memcpy(chmap, per_pin->chmap, ARRAY_SIZE(per_pin->chmap));
2266}
2267
2268static void hdmi_set_chmap(struct hdac_device *hdac, int pcm_idx,
2269 unsigned char *chmap, int prepared)
2270{
8c11827b 2271 struct hda_codec *codec = hdac_to_hda_codec(hdac);
9b3dc8aa
SP		 2272 struct hdmi_spec *spec = codec->spec;
2273 struct hdmi_spec_per_pin *per_pin = pcm_idx_to_pin(spec, pcm_idx);
2274
ed0739b5
LY		 2275 if (!per_pin)
2276 return;
9b3dc8aa
SP		 2277 mutex_lock(&per_pin->lock);
2278 per_pin->chmap_set = true;
2279 memcpy(per_pin->chmap, chmap, ARRAY_SIZE(per_pin->chmap));
2280 if (prepared)
2281 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
2282 mutex_unlock(&per_pin->lock);
2283}
2284
2285static bool is_hdmi_pcm_attached(struct hdac_device *hdac, int pcm_idx)
2286{
8c11827b 2287 struct hda_codec *codec = hdac_to_hda_codec(hdac);
9b3dc8aa
SP		 2288 struct hdmi_spec *spec = codec->spec;
2289 struct hdmi_spec_per_pin *per_pin = pcm_idx_to_pin(spec, pcm_idx);
2290
2291 return per_pin ? true:false;
2292}
2293
84eb01be
TI		 2294static int generic_hdmi_build_pcms(struct hda_codec *codec)
2295{
2296 struct hdmi_spec *spec = codec->spec;
2a2edfbb 2297 int idx, pcm_num;
84eb01be 2298
090ddad4
TI		 2299 /* limit the PCM devices to the codec converters or available PINs */
2300 pcm_num = min(spec->num_cvts, spec->num_pins);
2a2edfbb
KV		 2301 codec_dbg(codec, "hdmi: pcm_num set to %d\n", pcm_num);
2302
2303 for (idx = 0; idx < pcm_num; idx++) {
454abb80 2304 struct hdmi_spec_per_cvt *per_cvt;
384a48d7 2305 struct hda_pcm *info;
84eb01be 2306 struct hda_pcm_stream *pstr;
bce0d2a8 2307
9152085d 2308 info = snd_hda_codec_pcm_new(codec, "HDMI %d", idx);
bce0d2a8
TI		 2309 if (!info)
2310 return -ENOMEM;
2bea241a 2311
9152085d 2312 spec->pcm_rec[idx].pcm = info;
2bf3c85a 2313 spec->pcm_used++;
84eb01be 2314 info->pcm_type = HDA_PCM_TYPE_HDMI;
d45e6889 2315 info->own_chmap = true;
384a48d7 2316
84eb01be 2317 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
384a48d7
SW		 2318 pstr->substreams = 1;
2319 pstr->ops = generic_ops;
454abb80
AS		 2320
2321 per_cvt = get_cvt(spec, 0);
2322 pstr->channels_min = per_cvt->channels_min;
2323 pstr->channels_max = per_cvt->channels_max;
2324
b23975e6
JK		 2325 /* pcm number is less than pcm_rec array size */
2326 if (spec->pcm_used >= ARRAY_SIZE(spec->pcm_rec))
9152085d 2327 break;
384a48d7 2328 /* other pstr fields are set in open */
84eb01be
TI		 2329 }
2330
2331 return 0;
2332}
2333
25e4abb3 2334static void free_hdmi_jack_priv(struct snd_jack *jack)
788d441a 2335{
25e4abb3 2336 struct hdmi_pcm *pcm = jack->private_data;
788d441a 2337
25e4abb3 2338 pcm->jack = NULL;
788d441a
TI		 2339}
2340
db845402 2341static int generic_hdmi_build_jack(struct hda_codec *codec, int pcm_idx)
788d441a 2342{
db845402
TI		 2343 char hdmi_str[32] = "HDMI/DP";
2344 struct hdmi_spec *spec = codec->spec;
788d441a 2345 struct snd_jack *jack;
db845402 2346 int pcmdev = get_pcm_rec(spec, pcm_idx)->device;
788d441a
TI		 2347 int err;
2348
db845402
TI		 2349 if (pcmdev > 0)
2350 sprintf(hdmi_str + strlen(hdmi_str), ",pcm=%d", pcmdev);
db845402
TI		 2351
2352 err = snd_jack_new(codec->card, hdmi_str, SND_JACK_AVOUT, &jack,
788d441a
TI		 2353 true, false);
2354 if (err < 0)
2355 return err;
25e4abb3
LY		 2356
2357 spec->pcm_rec[pcm_idx].jack = jack;
2358 jack->private_data = &spec->pcm_rec[pcm_idx];
2359 jack->private_free = free_hdmi_jack_priv;
788d441a
TI		 2360 return 0;
2361}
2362
84eb01be
TI		 2363static int generic_hdmi_build_controls(struct hda_codec *codec)
2364{
2365 struct hdmi_spec *spec = codec->spec;
1f7f51a6 2366 int dev, err;
25e4abb3 2367 int pin_idx, pcm_idx;
84eb01be 2368
25e4abb3 2369 for (pcm_idx = 0; pcm_idx < spec->pcm_used; pcm_idx++) {
8a7d6003
TI		 2370 if (!get_pcm_rec(spec, pcm_idx)->pcm) {
2371 /* no PCM: mark this for skipping permanently */
2372 set_bit(pcm_idx, &spec->pcm_bitmap);
2373 continue;
2374 }
2375
25e4abb3 2376 err = generic_hdmi_build_jack(codec, pcm_idx);
0b6c49b5
DH		 2377 if (err < 0)
2378 return err;
2379
b09887f8
LY		 2380 /* create the spdif for each pcm
2381 * pin will be bound when monitor is connected
2382 */
ef6f5494 2383 err = snd_hda_create_dig_out_ctls(codec,
b09887f8
LY		 2384 0, spec->cvt_nids[0],
2385 HDA_PCM_TYPE_HDMI);
84eb01be
TI		 2386 if (err < 0)
2387 return err;
b09887f8 2388 snd_hda_spdif_ctls_unassign(codec, pcm_idx);
14bc52b8 2389
1f7f51a6
WY		 2390 dev = get_pcm_rec(spec, pcm_idx)->device;
2391 if (dev != SNDRV_PCM_INVALID_DEVICE) {
2392 /* add control for ELD Bytes */
2393 err = hdmi_create_eld_ctl(codec, pcm_idx, dev);
2394 if (err < 0)
2395 return err;
2396 }
fb087eaa
LY		 2397 }
2398
2399 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2400 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
ca76282b 2401 struct hdmi_eld *pin_eld = &per_pin->sink_eld;
31ef2257 2402
090ddad4
TI		 2403 if (spec->static_pcm_mapping) {
2404 hdmi_attach_hda_pcm(spec, per_pin);
2405 hdmi_pcm_setup_pin(spec, per_pin);
2406 }
2407
ca76282b 2408 pin_eld->eld_valid = false;
82b1d73f 2409 hdmi_present_sense(per_pin, 0);
84eb01be
TI		 2410 }
2411
d45e6889 2412 /* add channel maps */
022f344b 2413 for (pcm_idx = 0; pcm_idx < spec->pcm_used; pcm_idx++) {
bbbc7e85 2414 struct hda_pcm *pcm;
2ca320e2 2415
022f344b 2416 pcm = get_pcm_rec(spec, pcm_idx);
bbbc7e85 2417 if (!pcm || !pcm->pcm)
2ca320e2 2418 break;
2f6e8a85 2419 err = snd_hdac_add_chmap_ctls(pcm->pcm, pcm_idx, &spec->chmap);
d45e6889
TI		 2420 if (err < 0)
2421 return err;
d45e6889
TI		 2422 }
2423
84eb01be
TI		 2424 return 0;
2425}
2426
8b8d654b 2427static int generic_hdmi_init_per_pins(struct hda_codec *codec)
84eb01be
TI		 2428{
2429 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 2430 int pin_idx;
2431
2432 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2433 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
84eb01be 2434
744626da 2435 per_pin->codec = codec;
a4e9a38b 2436 mutex_init(&per_pin->lock);
744626da 2437 INIT_DELAYED_WORK(&per_pin->work, hdmi_repoll_eld);
a4e9a38b 2438 eld_proc_new(per_pin, pin_idx);
84eb01be 2439 }
8b8d654b
TI		 2440 return 0;
2441}
2442
2443static int generic_hdmi_init(struct hda_codec *codec)
2444{
2445 struct hdmi_spec *spec = codec->spec;
2446 int pin_idx;
2447
302d5a80 2448 mutex_lock(&spec->bind_lock);
8b8d654b 2449 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2450 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
8b8d654b 2451 hda_nid_t pin_nid = per_pin->pin_nid;
9152085d 2452 int dev_id = per_pin->dev_id;
8b8d654b 2453
9152085d 2454 snd_hda_set_dev_select(codec, pin_nid, dev_id);
8b8d654b 2455 hdmi_init_pin(codec, pin_nid);
ade49db3
TI		 2456 if (codec_has_acomp(codec))
2457 continue;
db845402
TI		 2458 snd_hda_jack_detect_enable_callback_mst(codec, pin_nid, dev_id,
2459 jack_callback);
8b8d654b 2460 }
302d5a80 2461 mutex_unlock(&spec->bind_lock);
84eb01be
TI		 2462 return 0;
2463}
2464
bce0d2a8
TI		 2465static void hdmi_array_init(struct hdmi_spec *spec, int nums)
2466{
2467 snd_array_init(&spec->pins, sizeof(struct hdmi_spec_per_pin), nums);
2468 snd_array_init(&spec->cvts, sizeof(struct hdmi_spec_per_cvt), nums);
bce0d2a8
TI		 2469}
2470
2471static void hdmi_array_free(struct hdmi_spec *spec)
2472{
2473 snd_array_free(&spec->pins);
2474 snd_array_free(&spec->cvts);
bce0d2a8
TI		 2475}
2476
a686632f
TI		 2477static void generic_spec_free(struct hda_codec *codec)
2478{
2479 struct hdmi_spec *spec = codec->spec;
2480
2481 if (spec) {
2482 hdmi_array_free(spec);
2483 kfree(spec);
2484 codec->spec = NULL;
2485 }
2486 codec->dp_mst = false;
2487}
2488
84eb01be
TI		 2489static void generic_hdmi_free(struct hda_codec *codec)
2490{
2491 struct hdmi_spec *spec = codec->spec;
25e4abb3 2492 int pin_idx, pcm_idx;
384a48d7 2493
ade49db3
TI		 2494 if (spec->acomp_registered) {
2495 snd_hdac_acomp_exit(&codec->bus->core);
2496 } else if (codec_has_acomp(codec)) {
a57942bf 2497 snd_hdac_acomp_register_notifier(&codec->bus->core, NULL);
4914da2f 2498 }
10a95945 2499 codec->relaxed_resume = 0;
25adc137 2500
384a48d7 2501 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2502 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2f35c630 2503 cancel_delayed_work_sync(&per_pin->work);
a4e9a38b 2504 eld_proc_free(per_pin);
25e4abb3
LY		 2505 }
2506
2507 for (pcm_idx = 0; pcm_idx < spec->pcm_used; pcm_idx++) {
2508 if (spec->pcm_rec[pcm_idx].jack == NULL)
2509 continue;
ef6f5494 2510 snd_device_free(codec->card, spec->pcm_rec[pcm_idx].jack);
384a48d7 2511 }
84eb01be 2512
a686632f 2513 generic_spec_free(codec);
84eb01be
TI		 2514}
2515
eea46a08
TI		 2516static int generic_hdmi_suspend(struct hda_codec *codec)
2517{
2518 struct hdmi_spec *spec = codec->spec;
2519 int pin_idx;
2520
2521 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2522 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2523 cancel_delayed_work_sync(&per_pin->work);
2524 }
2525 return 0;
2526}
2527
28cb72e5
WX		 2528static int generic_hdmi_resume(struct hda_codec *codec)
2529{
2530 struct hdmi_spec *spec = codec->spec;
2531 int pin_idx;
2532
a2833683 2533 codec->patch_ops.init(codec);
1a462be5 2534 snd_hda_regmap_sync(codec);
28cb72e5
WX		 2535
2536 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2537 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2538 hdmi_present_sense(per_pin, 1);
2539 }
2540 return 0;
2541}
28cb72e5 2542
fb79e1e0 2543static const struct hda_codec_ops generic_hdmi_patch_ops = {
84eb01be
TI		 2544 .init = generic_hdmi_init,
2545 .free = generic_hdmi_free,
2546 .build_pcms = generic_hdmi_build_pcms,
2547 .build_controls = generic_hdmi_build_controls,
2548 .unsol_event = hdmi_unsol_event,
eea46a08 2549 .suspend = generic_hdmi_suspend,
28cb72e5 2550 .resume = generic_hdmi_resume,
84eb01be
TI		 2551};
2552
307229d2 2553static const struct hdmi_ops generic_standard_hdmi_ops = {
9c32fea8 2554 .pin_get_eld = hdmi_pin_get_eld,
307229d2
AH		 2555 .pin_setup_infoframe = hdmi_pin_setup_infoframe,
2556 .pin_hbr_setup = hdmi_pin_hbr_setup,
2557 .setup_stream = hdmi_setup_stream,
67b90cb8
SP		 2558};
2559
a686632f
TI		 2560/* allocate codec->spec and assign/initialize generic parser ops */
2561static int alloc_generic_hdmi(struct hda_codec *codec)
2562{
2563 struct hdmi_spec *spec;
2564
2565 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2566 if (!spec)
2567 return -ENOMEM;
2568
ade49db3 2569 spec->codec = codec;
a686632f 2570 spec->ops = generic_standard_hdmi_ops;
9152085d 2571 spec->dev_num = 1; /* initialize to 1 */
a686632f 2572 mutex_init(&spec->pcm_lock);
302d5a80 2573 mutex_init(&spec->bind_lock);
a686632f
TI		 2574 snd_hdac_register_chmap_ops(&codec->core, &spec->chmap);
2575
2576 spec->chmap.ops.get_chmap = hdmi_get_chmap;
2577 spec->chmap.ops.set_chmap = hdmi_set_chmap;
2578 spec->chmap.ops.is_pcm_attached = is_hdmi_pcm_attached;
46394db4 2579 spec->chmap.ops.get_spk_alloc = hdmi_get_spk_alloc;
a686632f
TI		 2580
2581 codec->spec = spec;
2582 hdmi_array_init(spec, 4);
2583
2584 codec->patch_ops = generic_hdmi_patch_ops;
2585
2586 return 0;
2587}
2588
2589/* generic HDMI parser */
2590static int patch_generic_hdmi(struct hda_codec *codec)
2591{
2592 int err;
2593
2594 err = alloc_generic_hdmi(codec);
2595 if (err < 0)
2596 return err;
2597
2598 err = hdmi_parse_codec(codec);
2599 if (err < 0) {
2600 generic_spec_free(codec);
2601 return err;
2602 }
2603
2604 generic_hdmi_init_per_pins(codec);
2605 return 0;
2606}
2607
ade49db3
TI		 2608/*
2609 * generic audio component binding
2610 */
2611
2612/* turn on / off the unsol event jack detection dynamically */
2613static void reprogram_jack_detect(struct hda_codec *codec, hda_nid_t nid,
5204a05d 2614 int dev_id, bool use_acomp)
ade49db3
TI		 2615{
2616 struct hda_jack_tbl *tbl;
2617
5204a05d 2618 tbl = snd_hda_jack_tbl_get_mst(codec, nid, dev_id);
ade49db3
TI		 2619 if (tbl) {
2620 /* clear unsol even if component notifier is used, or re-enable
2621 * if notifier is cleared
2622 */
2623 unsigned int val = use_acomp ? 0 : (AC_USRSP_EN | tbl->tag);
2624 snd_hda_codec_write_cache(codec, nid, 0,
2625 AC_VERB_SET_UNSOLICITED_ENABLE, val);
ade49db3
TI		 2626 }
2627}
2628
2629/* set up / clear component notifier dynamically */
2630static void generic_acomp_notifier_set(struct drm_audio_component *acomp,
2631 bool use_acomp)
2632{
2633 struct hdmi_spec *spec;
2634 int i;
2635
2636 spec = container_of(acomp->audio_ops, struct hdmi_spec, drm_audio_ops);
302d5a80 2637 mutex_lock(&spec->bind_lock);
ade49db3
TI		 2638 spec->use_acomp_notifier = use_acomp;
2639 spec->codec->relaxed_resume = use_acomp;
c2c3657f 2640 spec->codec->bus->keep_power = 0;
ade49db3 2641 /* reprogram each jack detection logic depending on the notifier */
db845402
TI		 2642 for (i = 0; i < spec->num_pins; i++)
2643 reprogram_jack_detect(spec->codec,
2644 get_pin(spec, i)->pin_nid,
2645 get_pin(spec, i)->dev_id,
2646 use_acomp);
302d5a80 2647 mutex_unlock(&spec->bind_lock);
ade49db3
TI		 2648}
2649
2650/* enable / disable the notifier via master bind / unbind */
2651static int generic_acomp_master_bind(struct device *dev,
2652 struct drm_audio_component *acomp)
2653{
2654 generic_acomp_notifier_set(acomp, true);
2655 return 0;
2656}
2657
2658static void generic_acomp_master_unbind(struct device *dev,
2659 struct drm_audio_component *acomp)
2660{
2661 generic_acomp_notifier_set(acomp, false);
2662}
2663
2664/* check whether both HD-audio and DRM PCI devices belong to the same bus */
2665static int match_bound_vga(struct device *dev, int subtype, void *data)
2666{
2667 struct hdac_bus *bus = data;
2668 struct pci_dev *pci, *master;
2669
2670 if (!dev_is_pci(dev) || !dev_is_pci(bus->dev))
2671 return 0;
2672 master = to_pci_dev(bus->dev);
2673 pci = to_pci_dev(dev);
2674 return master->bus == pci->bus;
2675}
2676
2677/* audio component notifier for AMD/Nvidia HDMI codecs */
2678static void generic_acomp_pin_eld_notify(void *audio_ptr, int port, int dev_id)
2679{
2680 struct hda_codec *codec = audio_ptr;
2681 struct hdmi_spec *spec = codec->spec;
2682 hda_nid_t pin_nid = spec->port2pin(codec, port);
2683
2684 if (!pin_nid)
2685 return;
2686 if (get_wcaps_type(get_wcaps(codec, pin_nid)) != AC_WID_PIN)
2687 return;
2688 /* skip notification during system suspend (but not in runtime PM);
2689 * the state will be updated at resume
2690 */
0c37e2eb 2691 if (codec->core.dev.power.power_state.event == PM_EVENT_SUSPEND)
ade49db3 2692 return;
ade49db3
TI		 2693
2694 check_presence_and_report(codec, pin_nid, dev_id);
2695}
2696
2697/* set up the private drm_audio_ops from the template */
2698static void setup_drm_audio_ops(struct hda_codec *codec,
2699 const struct drm_audio_component_audio_ops *ops)
2700{
2701 struct hdmi_spec *spec = codec->spec;
2702
2703 spec->drm_audio_ops.audio_ptr = codec;
2704 /* intel_audio_codec_enable() or intel_audio_codec_disable()
2705 * will call pin_eld_notify with using audio_ptr pointer
2706 * We need make sure audio_ptr is really setup
2707 */
2708 wmb();
2709 spec->drm_audio_ops.pin2port = ops->pin2port;
2710 spec->drm_audio_ops.pin_eld_notify = ops->pin_eld_notify;
2711 spec->drm_audio_ops.master_bind = ops->master_bind;
2712 spec->drm_audio_ops.master_unbind = ops->master_unbind;
2713}
2714
2715/* initialize the generic HDMI audio component */
2716static void generic_acomp_init(struct hda_codec *codec,
2717 const struct drm_audio_component_audio_ops *ops,
2718 int (*port2pin)(struct hda_codec *, int))
2719{
2720 struct hdmi_spec *spec = codec->spec;
2721
b392350e
TI		 2722 if (!enable_acomp) {
2723 codec_info(codec, "audio component disabled by module option\n");
2724 return;
2725 }
2726
ade49db3
TI		 2727 spec->port2pin = port2pin;
2728 setup_drm_audio_ops(codec, ops);
2729 if (!snd_hdac_acomp_init(&codec->bus->core, &spec->drm_audio_ops,
dd23e1d5 2730 match_bound_vga, 0)) {
ade49db3 2731 spec->acomp_registered = true;
dd23e1d5 2732 }
ade49db3
TI		 2733}
2734
a686632f
TI		 2735/*
2736 * Intel codec parsers and helpers
2737 */
2738
b0d8bc50
JK		 2739#define INTEL_GET_VENDOR_VERB 0xf81
2740#define INTEL_SET_VENDOR_VERB 0x781
2741#define INTEL_EN_DP12 0x02 /* enable DP 1.2 features */
2742#define INTEL_EN_ALL_PIN_CVTS 0x01 /* enable 2nd & 3rd pins and convertors */
1611a9c9
ML		 2743
2744static void intel_haswell_enable_all_pins(struct hda_codec *codec,
17df3f55 2745 bool update_tree)
1611a9c9
ML		 2746{
2747 unsigned int vendor_param;
a87a4d23 2748 struct hdmi_spec *spec = codec->spec;
1611a9c9 2749
a87a4d23 2750 vendor_param = snd_hda_codec_read(codec, spec->vendor_nid, 0,
1611a9c9
ML		 2751 INTEL_GET_VENDOR_VERB, 0);
2752 if (vendor_param == -1 || vendor_param & INTEL_EN_ALL_PIN_CVTS)
2753 return;
2754
2755 vendor_param |= INTEL_EN_ALL_PIN_CVTS;
a87a4d23 2756 vendor_param = snd_hda_codec_read(codec, spec->vendor_nid, 0,
1611a9c9
ML		 2757 INTEL_SET_VENDOR_VERB, vendor_param);
2758 if (vendor_param == -1)
2759 return;
2760
17df3f55
TI		 2761 if (update_tree)
2762 snd_hda_codec_update_widgets(codec);
1611a9c9
ML		 2763}
2764
c88d4e84
TI		 2765static void intel_haswell_fixup_enable_dp12(struct hda_codec *codec)
2766{
2767 unsigned int vendor_param;
a87a4d23 2768 struct hdmi_spec *spec = codec->spec;
c88d4e84 2769
a87a4d23 2770 vendor_param = snd_hda_codec_read(codec, spec->vendor_nid, 0,
c88d4e84
TI		 2771 INTEL_GET_VENDOR_VERB, 0);
2772 if (vendor_param == -1 || vendor_param & INTEL_EN_DP12)
2773 return;
2774
2775 /* enable DP1.2 mode */
2776 vendor_param |= INTEL_EN_DP12;
a551d914 2777 snd_hdac_regmap_add_vendor_verb(&codec->core, INTEL_SET_VENDOR_VERB);
a87a4d23 2778 snd_hda_codec_write_cache(codec, spec->vendor_nid, 0,
c88d4e84
TI		 2779 INTEL_SET_VENDOR_VERB, vendor_param);
2780}
2781
17df3f55
TI		 2782/* Haswell needs to re-issue the vendor-specific verbs before turning to D0.
2783 * Otherwise you may get severe h/w communication errors.
2784 */
2785static void haswell_set_power_state(struct hda_codec *codec, hda_nid_t fg,
2786 unsigned int power_state)
2787{
2788 if (power_state == AC_PWRST_D0) {
2789 intel_haswell_enable_all_pins(codec, false);
2790 intel_haswell_fixup_enable_dp12(codec);
2791 }
c88d4e84 2792
17df3f55
TI		 2793 snd_hda_codec_read(codec, fg, 0, AC_VERB_SET_POWER_STATE, power_state);
2794 snd_hda_codec_set_power_to_all(codec, fg, power_state);
2795}
6ffe168f 2796
a57942bf
TI		 2797/* There is a fixed mapping between audio pin node and display port.
2798 * on SNB, IVY, HSW, BSW, SKL, BXT, KBL:
2799 * Pin Widget 5 - PORT B (port = 1 in i915 driver)
2800 * Pin Widget 6 - PORT C (port = 2 in i915 driver)
2801 * Pin Widget 7 - PORT D (port = 3 in i915 driver)
2802 *
2803 * on VLV, ILK:
2804 * Pin Widget 4 - PORT B (port = 1 in i915 driver)
2805 * Pin Widget 5 - PORT C (port = 2 in i915 driver)
2806 * Pin Widget 6 - PORT D (port = 3 in i915 driver)
2807 */
2808static int intel_base_nid(struct hda_codec *codec)
2809{
2810 switch (codec->core.vendor_id) {
2811 case 0x80860054: /* ILK */
2812 case 0x80862804: /* ILK */
2813 case 0x80862882: /* VLV */
2814 return 4;
2815 default:
2816 return 5;
2817 }
2818}
2819
2820static int intel_pin2port(void *audio_ptr, int pin_nid)
2821{
b0d8bc50
JK		 2822 struct hda_codec *codec = audio_ptr;
2823 struct hdmi_spec *spec = codec->spec;
2824 int base_nid, i;
a57942bf 2825
b0d8bc50
JK		 2826 if (!spec->port_num) {
2827 base_nid = intel_base_nid(codec);
2828 if (WARN_ON(pin_nid < base_nid || pin_nid >= base_nid + 3))
2829 return -1;
c8e3eb9b 2830 return pin_nid - base_nid + 1;
b0d8bc50
JK		 2831 }
2832
2833 /*
2834 * looking for the pin number in the mapping table and return
2835 * the index which indicate the port number
2836 */
2837 for (i = 0; i < spec->port_num; i++) {
2838 if (pin_nid == spec->port_map[i])
d577cf76 2839 return i;
b0d8bc50
JK		 2840 }
2841
13b1f8aa 2842 codec_info(codec, "Can't find the HDMI/DP port for pin NID 0x%x\n", pin_nid);
b0d8bc50 2843 return -1;
a57942bf
TI		 2844}
2845
3140aafb
TI		 2846static int intel_port2pin(struct hda_codec *codec, int port)
2847{
2848 struct hdmi_spec *spec = codec->spec;
2849
2850 if (!spec->port_num) {
2851 /* we assume only from port-B to port-D */
2852 if (port < 1 || port > 3)
2853 return 0;
3140aafb
TI		 2854 return port + intel_base_nid(codec) - 1;
2855 }
2856
d577cf76 2857 if (port < 0 || port >= spec->port_num)
3140aafb 2858 return 0;
d577cf76 2859 return spec->port_map[port];
3140aafb
TI		 2860}
2861
f9318941 2862static void intel_pin_eld_notify(void *audio_ptr, int port, int pipe)
25adc137
DH		 2863{
2864 struct hda_codec *codec = audio_ptr;
7ff652ff 2865 int pin_nid;
9152085d 2866 int dev_id = pipe;
25adc137 2867
3140aafb
TI		 2868 pin_nid = intel_port2pin(codec, port);
2869 if (!pin_nid)
4f8e4f35 2870 return;
8ae743e8
TI		 2871 /* skip notification during system suspend (but not in runtime PM);
2872 * the state will be updated at resume
2873 */
0c37e2eb 2874 if (codec->core.dev.power.power_state.event == PM_EVENT_SUSPEND)
8ae743e8
TI		 2875 return;
2876
bb03ed21 2877 snd_hdac_i915_set_bclk(&codec->bus->core);
9152085d 2878 check_presence_and_report(codec, pin_nid, dev_id);
25adc137
DH		 2879}
2880
ade49db3
TI		 2881static const struct drm_audio_component_audio_ops intel_audio_ops = {
2882 .pin2port = intel_pin2port,
2883 .pin_eld_notify = intel_pin_eld_notify,
2884};
2885
a686632f
TI		 2886/* register i915 component pin_eld_notify callback */
2887static void register_i915_notifier(struct hda_codec *codec)
84eb01be 2888{
a686632f 2889 struct hdmi_spec *spec = codec->spec;
84eb01be 2890
a686632f 2891 spec->use_acomp_notifier = true;
ade49db3
TI		 2892 spec->port2pin = intel_port2pin;
2893 setup_drm_audio_ops(codec, &intel_audio_ops);
a57942bf 2894 snd_hdac_acomp_register_notifier(&codec->bus->core,
82887c0b 2895 &spec->drm_audio_ops);
4914da2f
TI		 2896 /* no need for forcible resume for jack check thanks to notifier */
2897 codec->relaxed_resume = 1;
a686632f 2898}
84eb01be 2899
2c1c9b86
TI		 2900/* setup_stream ops override for HSW+ */
2901static int i915_hsw_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
9c32fea8
NM		 2902 hda_nid_t pin_nid, int dev_id, u32 stream_tag,
2903 int format)
2c1c9b86 2904{
ada261b6
KV		 2905 struct hdmi_spec *spec = codec->spec;
2906 int pin_idx = pin_id_to_pin_index(codec, pin_nid, dev_id);
2907 struct hdmi_spec_per_pin *per_pin;
2908 int res;
2909
2910 if (pin_idx < 0)
2911 per_pin = NULL;
2912 else
2913 per_pin = get_pin(spec, pin_idx);
2914
2c1c9b86 2915 haswell_verify_D0(codec, cvt_nid, pin_nid);
ada261b6
KV		 2916
2917 if (spec->silent_stream_type == SILENT_STREAM_KAE && per_pin && per_pin->silent_stream) {
2918 silent_stream_set_kae(codec, per_pin, false);
2919 /* wait for pending transfers in codec to clear */
2920 usleep_range(100, 200);
2921 }
2922
2923 res = hdmi_setup_stream(codec, cvt_nid, pin_nid, dev_id,
2924 stream_tag, format);
2925
2926 if (spec->silent_stream_type == SILENT_STREAM_KAE && per_pin && per_pin->silent_stream) {
2927 usleep_range(100, 200);
2928 silent_stream_set_kae(codec, per_pin, true);
2929 }
2930
2931 return res;
2c1c9b86 2932}
739ffee9 2933
4846a67e
TI		 2934/* pin_cvt_fixup ops override for HSW+ and VLV+ */
2935static void i915_pin_cvt_fixup(struct hda_codec *codec,
2936 struct hdmi_spec_per_pin *per_pin,
2937 hda_nid_t cvt_nid)
2938{
2939 if (per_pin) {
858e0ad9 2940 haswell_verify_D0(codec, per_pin->cvt_nid, per_pin->pin_nid);
9152085d
LY		 2941 snd_hda_set_dev_select(codec, per_pin->pin_nid,
2942 per_pin->dev_id);
4846a67e
TI		 2943 intel_verify_pin_cvt_connect(codec, per_pin);
2944 intel_not_share_assigned_cvt(codec, per_pin->pin_nid,
9152085d 2945 per_pin->dev_id, per_pin->mux_idx);
4846a67e 2946 } else {
9152085d 2947 intel_not_share_assigned_cvt_nid(codec, 0, 0, cvt_nid);
4846a67e
TI		 2948 }
2949}
739ffee9 2950
ee0b089d
KV		 2951static int i915_adlp_hdmi_suspend(struct hda_codec *codec)
2952{
2953 struct hdmi_spec *spec = codec->spec;
2954 bool silent_streams = false;
2955 int pin_idx, res;
2956
2957 res = generic_hdmi_suspend(codec);
2958
2959 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2960 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2961
2962 if (per_pin->silent_stream) {
2963 silent_streams = true;
2964 break;
2965 }
2966 }
2967
2968 if (silent_streams && spec->silent_stream_type == SILENT_STREAM_KAE) {
2969 /*
2970 * stream-id should remain programmed when codec goes
2971 * to runtime suspend
2972 */
2973 codec->no_stream_clean_at_suspend = 1;
2974
2975 /*
2976 * the system might go to S3, in which case keep-alive
2977 * must be reprogrammed upon resume
2978 */
2979 codec->forced_resume = 1;
2980
2981 codec_dbg(codec, "HDMI: KAE active at suspend\n");
2982 } else {
2983 codec->no_stream_clean_at_suspend = 0;
2984 codec->forced_resume = 0;
2985 }
2986
2987 return res;
2988}
2989
2990static int i915_adlp_hdmi_resume(struct hda_codec *codec)
2991{
2992 struct hdmi_spec *spec = codec->spec;
2993 int pin_idx, res;
2994
2995 res = generic_hdmi_resume(codec);
2996
2997 /* KAE not programmed at suspend, nothing to do here */
2998 if (!codec->no_stream_clean_at_suspend)
2999 return res;
3000
3001 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
3002 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
3003
3004 /*
3005 * If system was in suspend with monitor connected,
3006 * the codec setting may have been lost. Re-enable
3007 * keep-alive.
3008 */
3009 if (per_pin->silent_stream) {
3010 unsigned int param;
3011
3012 param = snd_hda_codec_read(codec, per_pin->cvt_nid, 0,
3013 AC_VERB_GET_CONV, 0);
3014 if (!param) {
3015 codec_dbg(codec, "HDMI: KAE: restore stream id\n");
3016 silent_stream_enable_i915(codec, per_pin);
3017 }
3018
3019 param = snd_hda_codec_read(codec, per_pin->cvt_nid, 0,
3020 AC_VERB_GET_DIGI_CONVERT_1, 0);
3021 if (!(param & (AC_DIG3_KAE << 16))) {
3022 codec_dbg(codec, "HDMI: KAE: restore DIG3_KAE\n");
3023 silent_stream_set_kae(codec, per_pin, true);
3024 }
3025 }
3026 }
3027
3028 return res;
3029}
ee0b089d 3030
43f6c8d9
TI		 3031/* precondition and allocation for Intel codecs */
3032static int alloc_intel_hdmi(struct hda_codec *codec)
a686632f 3033{
f2dbe87c
TI		 3034 int err;
3035
43f6c8d9 3036 /* requires i915 binding */
a686632f
TI		 3037 if (!codec->bus->core.audio_component) {
3038 codec_info(codec, "No i915 binding for Intel HDMI/DP codec\n");
fdd49c51
TI		 3039 /* set probe_id here to prevent generic fallback binding */
3040 codec->probe_id = HDA_CODEC_ID_SKIP_PROBE;
a686632f 3041 return -ENODEV;
691be973 3042 }
55913110 3043
f2dbe87c
TI		 3044 err = alloc_generic_hdmi(codec);
3045 if (err < 0)
3046 return err;
3047 /* no need to handle unsol events */
3048 codec->patch_ops.unsol_event = NULL;
3049 return 0;
43f6c8d9
TI		 3050}
3051
3052/* parse and post-process for Intel codecs */
3053static int parse_intel_hdmi(struct hda_codec *codec)
3054{
2928fa0a
KV		 3055 int err, retries = 3;
3056
3057 do {
3058 err = hdmi_parse_codec(codec);
3059 } while (err < 0 && retries--);
43f6c8d9 3060
43f6c8d9
TI		 3061 if (err < 0) {
3062 generic_spec_free(codec);
3063 return err;
3064 }
3065
3066 generic_hdmi_init_per_pins(codec);
3067 register_i915_notifier(codec);
3068 return 0;
3069}
3070
3071/* Intel Haswell and onwards; audio component with eld notifier */
b0d8bc50 3072static int intel_hsw_common_init(struct hda_codec *codec, hda_nid_t vendor_nid,
b6fd7747
VS		 3073 const int *port_map, int port_num, int dev_num,
3074 bool send_silent_stream)
43f6c8d9
TI		 3075{
3076 struct hdmi_spec *spec;
3077 int err;
3078
3079 err = alloc_intel_hdmi(codec);
a686632f
TI		 3080 if (err < 0)
3081 return err;
3082 spec = codec->spec;
9152085d 3083 codec->dp_mst = true;
a87a4d23 3084 spec->vendor_nid = vendor_nid;
b0d8bc50
JK		 3085 spec->port_map = port_map;
3086 spec->port_num = port_num;
cb45722b 3087 spec->intel_hsw_fixup = true;
e839fbed 3088 spec->dev_num = dev_num;
6ffe168f 3089
a686632f
TI		 3090 intel_haswell_enable_all_pins(codec, true);
3091 intel_haswell_fixup_enable_dp12(codec);
3092
46594d33 3093 codec->display_power_control = 1;
2bd1f73f 3094
a686632f 3095 codec->patch_ops.set_power_state = haswell_set_power_state;
a686632f
TI		 3096 codec->depop_delay = 0;
3097 codec->auto_runtime_pm = 1;
3098
2c1c9b86 3099 spec->ops.setup_stream = i915_hsw_setup_stream;
4846a67e 3100 spec->ops.pin_cvt_fixup = i915_pin_cvt_fixup;
2c1c9b86 3101
951894cf
HP		 3102 /*
3103 * Enable silent stream feature, if it is enabled via
3104 * module param or Kconfig option
3105 */
b6fd7747 3106 if (send_silent_stream)
15175a4f 3107 spec->silent_stream_type = SILENT_STREAM_I915;
951894cf 3108
43f6c8d9 3109 return parse_intel_hdmi(codec);
a686632f
TI		 3110}
3111
a87a4d23
ACDO		 3112static int patch_i915_hsw_hdmi(struct hda_codec *codec)
3113{
b6fd7747
VS		 3114 return intel_hsw_common_init(codec, 0x08, NULL, 0, 3,
3115 enable_silent_stream);
a87a4d23
ACDO		 3116}
3117
3118static int patch_i915_glk_hdmi(struct hda_codec *codec)
3119{
b6fd7747
VS		 3120 /*
3121 * Silent stream calls audio component .get_power() from
3122 * .pin_eld_notify(). On GLK this will deadlock in i915 due
3123 * to the audio vs. CDCLK workaround.
3124 */
3125 return intel_hsw_common_init(codec, 0x0b, NULL, 0, 3, false);
b0d8bc50
JK		 3126}
3127
3128static int patch_i915_icl_hdmi(struct hda_codec *codec)
3129{
3130 /*
3131 * pin to port mapping table where the value indicate the pin number and
d577cf76 3132 * the index indicate the port number.
b0d8bc50 3133 */
d577cf76 3134 static const int map[] = {0x0, 0x4, 0x6, 0x8, 0xa, 0xb};
b0d8bc50 3135
b6fd7747
VS		 3136 return intel_hsw_common_init(codec, 0x02, map, ARRAY_SIZE(map), 3,
3137 enable_silent_stream);
a87a4d23
ACDO		 3138}
3139
9a11ba73
KV		 3140static int patch_i915_tgl_hdmi(struct hda_codec *codec)
3141{
3142 /*
3143 * pin to port mapping table where the value indicate the pin number and
d577cf76 3144 * the index indicate the port number.
9a11ba73
KV		 3145 */
3146 static const int map[] = {0x4, 0x6, 0x8, 0xa, 0xb, 0xc, 0xd, 0xe, 0xf};
13046370 3147
ef6f5494
JK		 3148 return intel_hsw_common_init(codec, 0x02, map, ARRAY_SIZE(map), 4,
3149 enable_silent_stream);
9a11ba73
KV		 3150}
3151
15175a4f
KV		 3152static int patch_i915_adlp_hdmi(struct hda_codec *codec)
3153{
3154 struct hdmi_spec *spec;
3155 int res;
3156
3157 res = patch_i915_tgl_hdmi(codec);
3158 if (!res) {
3159 spec = codec->spec;
3160
ee0b089d 3161 if (spec->silent_stream_type) {
15175a4f 3162 spec->silent_stream_type = SILENT_STREAM_KAE;
ee0b089d 3163
ee0b089d
KV		 3164 codec->patch_ops.resume = i915_adlp_hdmi_resume;
3165 codec->patch_ops.suspend = i915_adlp_hdmi_suspend;
ee0b089d 3166 }
15175a4f
KV		 3167 }
3168
3169 return res;
3170}
3171
7ff652ff 3172/* Intel Baytrail and Braswell; with eld notifier */
a686632f
TI		 3173static int patch_i915_byt_hdmi(struct hda_codec *codec)
3174{
3175 struct hdmi_spec *spec;
3176 int err;
3177
43f6c8d9 3178 err = alloc_intel_hdmi(codec);
a686632f
TI		 3179 if (err < 0)
3180 return err;
3181 spec = codec->spec;
2377c3c3 3182
a686632f
TI		 3183 /* For Valleyview/Cherryview, only the display codec is in the display
3184 * power well and can use link_power ops to request/release the power.
3185 */
029d92c2 3186 codec->display_power_control = 1;
84eb01be 3187
a686632f
TI		 3188 codec->depop_delay = 0;
3189 codec->auto_runtime_pm = 1;
84eb01be 3190
4846a67e
TI		 3191 spec->ops.pin_cvt_fixup = i915_pin_cvt_fixup;
3192
43f6c8d9 3193 return parse_intel_hdmi(codec);
84eb01be
TI		 3194}
3195
7ff652ff 3196/* Intel IronLake, SandyBridge and IvyBridge; with eld notifier */
e85015a3
TI		 3197static int patch_i915_cpt_hdmi(struct hda_codec *codec)
3198{
e85015a3
TI		 3199 int err;
3200
43f6c8d9 3201 err = alloc_intel_hdmi(codec);
e85015a3
TI		 3202 if (err < 0)
3203 return err;
43f6c8d9 3204 return parse_intel_hdmi(codec);
84eb01be
TI		 3205}
3206
3aaf8980
SW		 3207/*
3208 * Shared non-generic implementations
3209 */
3210
3211static int simple_playback_build_pcms(struct hda_codec *codec)
3212{
3213 struct hdmi_spec *spec = codec->spec;
bce0d2a8 3214 struct hda_pcm *info;
8ceb332d
TI		 3215 unsigned int chans;
3216 struct hda_pcm_stream *pstr;
bce0d2a8 3217 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 3218
bce0d2a8
TI		 3219 per_cvt = get_cvt(spec, 0);
3220 chans = get_wcaps(codec, per_cvt->cvt_nid);
8ceb332d 3221 chans = get_wcaps_channels(chans);
3aaf8980 3222
bbbc7e85 3223 info = snd_hda_codec_pcm_new(codec, "HDMI 0");
bce0d2a8
TI		 3224 if (!info)
3225 return -ENOMEM;
2bea241a 3226 spec->pcm_rec[0].pcm = info;
8ceb332d
TI		 3227 info->pcm_type = HDA_PCM_TYPE_HDMI;
3228 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
3229 *pstr = spec->pcm_playback;
bce0d2a8 3230 pstr->nid = per_cvt->cvt_nid;
8ceb332d
TI		 3231 if (pstr->channels_max <= 2 && chans && chans <= 16)
3232 pstr->channels_max = chans;
3aaf8980
SW		 3233
3234 return 0;
3235}
3236
4b6ace9e
TI		 3237/* unsolicited event for jack sensing */
3238static void simple_hdmi_unsol_event(struct hda_codec *codec,
3239 unsigned int res)
3240{
9dd8cf12 3241 snd_hda_jack_set_dirty_all(codec);
4b6ace9e
TI		 3242 snd_hda_jack_report_sync(codec);
3243}
3244
3245/* generic_hdmi_build_jack can be used for simple_hdmi, too,
3246 * as long as spec->pins[] is set correctly
3247 */
3248#define simple_hdmi_build_jack generic_hdmi_build_jack
3249
3aaf8980
SW		 3250static int simple_playback_build_controls(struct hda_codec *codec)
3251{
3252 struct hdmi_spec *spec = codec->spec;
bce0d2a8 3253 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 3254 int err;
3aaf8980 3255
bce0d2a8 3256 per_cvt = get_cvt(spec, 0);
c9a6338a
AH		 3257 err = snd_hda_create_dig_out_ctls(codec, per_cvt->cvt_nid,
3258 per_cvt->cvt_nid,
3259 HDA_PCM_TYPE_HDMI);
8ceb332d
TI		 3260 if (err < 0)
3261 return err;
3262 return simple_hdmi_build_jack(codec, 0);
3aaf8980
SW		 3263}
3264
4f0110ce
TI		 3265static int simple_playback_init(struct hda_codec *codec)
3266{
3267 struct hdmi_spec *spec = codec->spec;
bce0d2a8
TI		 3268 struct hdmi_spec_per_pin *per_pin = get_pin(spec, 0);
3269 hda_nid_t pin = per_pin->pin_nid;
8ceb332d
TI		 3270
3271 snd_hda_codec_write(codec, pin, 0,
3272 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
3273 /* some codecs require to unmute the pin */
3274 if (get_wcaps(codec, pin) & AC_WCAP_OUT_AMP)
3275 snd_hda_codec_write(codec, pin, 0, AC_VERB_SET_AMP_GAIN_MUTE,
3276 AMP_OUT_UNMUTE);
5204a05d 3277 snd_hda_jack_detect_enable(codec, pin, per_pin->dev_id);
4f0110ce
TI		 3278 return 0;
3279}
3280
3aaf8980
SW		 3281static void simple_playback_free(struct hda_codec *codec)
3282{
3283 struct hdmi_spec *spec = codec->spec;
3284
bce0d2a8 3285 hdmi_array_free(spec);
3aaf8980
SW		 3286 kfree(spec);
3287}
3288
84eb01be
TI		 3289/*
3290 * Nvidia specific implementations
3291 */
3292
3293#define Nv_VERB_SET_Channel_Allocation 0xF79
3294#define Nv_VERB_SET_Info_Frame_Checksum 0xF7A
3295#define Nv_VERB_SET_Audio_Protection_On 0xF98
3296#define Nv_VERB_SET_Audio_Protection_Off 0xF99
3297
3298#define nvhdmi_master_con_nid_7x 0x04
3299#define nvhdmi_master_pin_nid_7x 0x05
3300
fb79e1e0 3301static const hda_nid_t nvhdmi_con_nids_7x[4] = {
84eb01be
TI		 3302 /*front, rear, clfe, rear_surr */
3303 0x6, 0x8, 0xa, 0xc,
3304};
3305
ceaa86ba
TI		 3306static const struct hda_verb nvhdmi_basic_init_7x_2ch[] = {
3307 /* set audio protect on */
3308 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
3309 /* enable digital output on pin widget */
3310 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3311 {} /* terminator */
3312};
3313
3314static const struct hda_verb nvhdmi_basic_init_7x_8ch[] = {
84eb01be
TI		 3315 /* set audio protect on */
3316 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
3317 /* enable digital output on pin widget */
3318 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3319 { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3320 { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3321 { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3322 { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
3323 {} /* terminator */
3324};
3325
3326#ifdef LIMITED_RATE_FMT_SUPPORT
3327/* support only the safe format and rate */
3328#define SUPPORTED_RATES SNDRV_PCM_RATE_48000
3329#define SUPPORTED_MAXBPS 16
3330#define SUPPORTED_FORMATS SNDRV_PCM_FMTBIT_S16_LE
3331#else
3332/* support all rates and formats */
3333#define SUPPORTED_RATES \
3334 (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
3335 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
3336 SNDRV_PCM_RATE_192000)
3337#define SUPPORTED_MAXBPS 24
3338#define SUPPORTED_FORMATS \
3339 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
3340#endif
3341
ceaa86ba
TI		 3342static int nvhdmi_7x_init_2ch(struct hda_codec *codec)
3343{
3344 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_2ch);
3345 return 0;
3346}
3347
3348static int nvhdmi_7x_init_8ch(struct hda_codec *codec)
84eb01be 3349{
ceaa86ba 3350 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_8ch);
84eb01be
TI		 3351 return 0;
3352}
3353
50c697ad 3354static const unsigned int channels_2_6_8[] = {
393004b2
ND		 3355 2, 6, 8
3356};
3357
50c697ad 3358static const unsigned int channels_2_8[] = {
393004b2
ND		 3359 2, 8
3360};
3361
50c697ad 3362static const struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
393004b2
ND		 3363 .count = ARRAY_SIZE(channels_2_6_8),
3364 .list = channels_2_6_8,
3365 .mask = 0,
3366};
3367
50c697ad 3368static const struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
393004b2
ND		 3369 .count = ARRAY_SIZE(channels_2_8),
3370 .list = channels_2_8,
3371 .mask = 0,
3372};
3373
84eb01be
TI		 3374static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
3375 struct hda_codec *codec,
3376 struct snd_pcm_substream *substream)
3377{
3378 struct hdmi_spec *spec = codec->spec;
50c697ad 3379 const struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
393004b2 3380
b9a94a9c 3381 switch (codec->preset->vendor_id) {
393004b2
ND		 3382 case 0x10de0002:
3383 case 0x10de0003:
3384 case 0x10de0005:
3385 case 0x10de0006:
3386 hw_constraints_channels = &hw_constraints_2_8_channels;
3387 break;
3388 case 0x10de0007:
3389 hw_constraints_channels = &hw_constraints_2_6_8_channels;
3390 break;
3391 default:
3392 break;
3393 }
3394
3395 if (hw_constraints_channels != NULL) {
3396 snd_pcm_hw_constraint_list(substream->runtime, 0,
3397 SNDRV_PCM_HW_PARAM_CHANNELS,
3398 hw_constraints_channels);
ad09fc9d
TI		 3399 } else {
3400 snd_pcm_hw_constraint_step(substream->runtime, 0,
3401 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
393004b2
ND		 3402 }
3403
84eb01be
TI		 3404 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
3405}
3406
3407static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
3408 struct hda_codec *codec,
3409 struct snd_pcm_substream *substream)
3410{
3411 struct hdmi_spec *spec = codec->spec;
3412 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
3413}
3414
3415static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
3416 struct hda_codec *codec,
3417 unsigned int stream_tag,
3418 unsigned int format,
3419 struct snd_pcm_substream *substream)
3420{
3421 struct hdmi_spec *spec = codec->spec;
3422 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
3423 stream_tag, format, substream);
3424}
3425
d0b1252d
TI		 3426static const struct hda_pcm_stream simple_pcm_playback = {
3427 .substreams = 1,
3428 .channels_min = 2,
3429 .channels_max = 2,
3430 .ops = {
3431 .open = simple_playback_pcm_open,
3432 .close = simple_playback_pcm_close,
3433 .prepare = simple_playback_pcm_prepare
3434 },
3435};
3436
3437static const struct hda_codec_ops simple_hdmi_patch_ops = {
3438 .build_controls = simple_playback_build_controls,
3439 .build_pcms = simple_playback_build_pcms,
3440 .init = simple_playback_init,
3441 .free = simple_playback_free,
250e41ac 3442 .unsol_event = simple_hdmi_unsol_event,
d0b1252d
TI		 3443};
3444
3445static int patch_simple_hdmi(struct hda_codec *codec,
3446 hda_nid_t cvt_nid, hda_nid_t pin_nid)
3447{
3448 struct hdmi_spec *spec;
bce0d2a8
TI		 3449 struct hdmi_spec_per_cvt *per_cvt;
3450 struct hdmi_spec_per_pin *per_pin;
d0b1252d
TI		 3451
3452 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
3453 if (!spec)
3454 return -ENOMEM;
3455
ade49db3 3456 spec->codec = codec;
d0b1252d 3457 codec->spec = spec;
bce0d2a8 3458 hdmi_array_init(spec, 1);
d0b1252d
TI		 3459
3460 spec->multiout.num_dacs = 0; /* no analog */
3461 spec->multiout.max_channels = 2;
3462 spec->multiout.dig_out_nid = cvt_nid;
3463 spec->num_cvts = 1;
3464 spec->num_pins = 1;
bce0d2a8
TI		 3465 per_pin = snd_array_new(&spec->pins);
3466 per_cvt = snd_array_new(&spec->cvts);
3467 if (!per_pin || !per_cvt) {
3468 simple_playback_free(codec);
3469 return -ENOMEM;
3470 }
3471 per_cvt->cvt_nid = cvt_nid;
3472 per_pin->pin_nid = pin_nid;
d0b1252d
TI		 3473 spec->pcm_playback = simple_pcm_playback;
3474
3475 codec->patch_ops = simple_hdmi_patch_ops;
3476
3477 return 0;
3478}
3479
1f348522
AP		 3480static void nvhdmi_8ch_7x_set_info_frame_parameters(struct hda_codec *codec,
3481 int channels)
3482{
3483 unsigned int chanmask;
3484 int chan = channels ? (channels - 1) : 1;
3485
3486 switch (channels) {
3487 default:
3488 case 0:
3489 case 2:
3490 chanmask = 0x00;
3491 break;
3492 case 4:
3493 chanmask = 0x08;
3494 break;
3495 case 6:
3496 chanmask = 0x0b;
3497 break;
3498 case 8:
3499 chanmask = 0x13;
3500 break;
3501 }
3502
3503 /* Set the audio infoframe channel allocation and checksum fields. The
3504 * channel count is computed implicitly by the hardware. */
3505 snd_hda_codec_write(codec, 0x1, 0,
3506 Nv_VERB_SET_Channel_Allocation, chanmask);
3507
3508 snd_hda_codec_write(codec, 0x1, 0,
3509 Nv_VERB_SET_Info_Frame_Checksum,
3510 (0x71 - chan - chanmask));
3511}
3512
84eb01be
TI		 3513static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
3514 struct hda_codec *codec,
3515 struct snd_pcm_substream *substream)
3516{
3517 struct hdmi_spec *spec = codec->spec;
3518 int i;
3519
3520 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
3521 0, AC_VERB_SET_CHANNEL_STREAMID, 0);
3522 for (i = 0; i < 4; i++) {
3523 /* set the stream id */
3524 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
3525 AC_VERB_SET_CHANNEL_STREAMID, 0);
3526 /* set the stream format */
3527 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
3528 AC_VERB_SET_STREAM_FORMAT, 0);
3529 }
3530
1f348522
AP		 3531 /* The audio hardware sends a channel count of 0x7 (8ch) when all the
3532 * streams are disabled. */
3533 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
3534
84eb01be
TI		 3535 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
3536}
3537
3538static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
3539 struct hda_codec *codec,
3540 unsigned int stream_tag,
3541 unsigned int format,
3542 struct snd_pcm_substream *substream)
3543{
3544 int chs;
112daa7a 3545 unsigned int dataDCC2, channel_id;
84eb01be 3546 int i;
7c935976 3547 struct hdmi_spec *spec = codec->spec;
e3245cdd 3548 struct hda_spdif_out *spdif;
bce0d2a8 3549 struct hdmi_spec_per_cvt *per_cvt;
84eb01be
TI		 3550
3551 mutex_lock(&codec->spdif_mutex);
bce0d2a8
TI		 3552 per_cvt = get_cvt(spec, 0);
3553 spdif = snd_hda_spdif_out_of_nid(codec, per_cvt->cvt_nid);
84eb01be
TI		 3554
3555 chs = substream->runtime->channels;
84eb01be 3556
84eb01be
TI		 3557 dataDCC2 = 0x2;
3558
84eb01be 3559 /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
7c935976 3560 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 3561 snd_hda_codec_write(codec,
3562 nvhdmi_master_con_nid_7x,
3563 0,
3564 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 3565 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 3566
3567 /* set the stream id */
3568 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
3569 AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
3570
3571 /* set the stream format */
3572 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
3573 AC_VERB_SET_STREAM_FORMAT, format);
3574
3575 /* turn on again (if needed) */
3576 /* enable and set the channel status audio/data flag */
7c935976 3577 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 3578 snd_hda_codec_write(codec,
3579 nvhdmi_master_con_nid_7x,
3580 0,
3581 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 3582 spdif->ctls & 0xff);
84eb01be
TI		 3583 snd_hda_codec_write(codec,
3584 nvhdmi_master_con_nid_7x,
3585 0,
3586 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
3587 }
3588
3589 for (i = 0; i < 4; i++) {
3590 if (chs == 2)
3591 channel_id = 0;
3592 else
3593 channel_id = i * 2;
3594
3595 /* turn off SPDIF once;
3596 *otherwise the IEC958 bits won't be updated
3597 */
3598 if (codec->spdif_status_reset &&
7c935976 3599 (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 3600 snd_hda_codec_write(codec,
3601 nvhdmi_con_nids_7x[i],
3602 0,
3603 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 3604 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 3605 /* set the stream id */
3606 snd_hda_codec_write(codec,
3607 nvhdmi_con_nids_7x[i],
3608 0,
3609 AC_VERB_SET_CHANNEL_STREAMID,
3610 (stream_tag << 4) | channel_id);
3611 /* set the stream format */
3612 snd_hda_codec_write(codec,
3613 nvhdmi_con_nids_7x[i],
3614 0,
3615 AC_VERB_SET_STREAM_FORMAT,
3616 format);
3617 /* turn on again (if needed) */
3618 /* enable and set the channel status audio/data flag */
3619 if (codec->spdif_status_reset &&
7c935976 3620 (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 3621 snd_hda_codec_write(codec,
3622 nvhdmi_con_nids_7x[i],
3623 0,
3624 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 3625 spdif->ctls & 0xff);
84eb01be
TI		 3626 snd_hda_codec_write(codec,
3627 nvhdmi_con_nids_7x[i],
3628 0,
3629 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
3630 }
3631 }
3632
1f348522 3633 nvhdmi_8ch_7x_set_info_frame_parameters(codec, chs);
84eb01be
TI		 3634
3635 mutex_unlock(&codec->spdif_mutex);
3636 return 0;
3637}
3638
fb79e1e0 3639static const struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
84eb01be
TI		 3640 .substreams = 1,
3641 .channels_min = 2,
3642 .channels_max = 8,
3643 .nid = nvhdmi_master_con_nid_7x,
3644 .rates = SUPPORTED_RATES,
3645 .maxbps = SUPPORTED_MAXBPS,
3646 .formats = SUPPORTED_FORMATS,
3647 .ops = {
3648 .open = simple_playback_pcm_open,
3649 .close = nvhdmi_8ch_7x_pcm_close,
3650 .prepare = nvhdmi_8ch_7x_pcm_prepare
3651 },
3652};
3653
84eb01be
TI		 3654static int patch_nvhdmi_2ch(struct hda_codec *codec)
3655{
3656 struct hdmi_spec *spec;
d0b1252d
TI		 3657 int err = patch_simple_hdmi(codec, nvhdmi_master_con_nid_7x,
3658 nvhdmi_master_pin_nid_7x);
3659 if (err < 0)
3660 return err;
84eb01be 3661
ceaa86ba 3662 codec->patch_ops.init = nvhdmi_7x_init_2ch;
d0b1252d
TI		 3663 /* override the PCM rates, etc, as the codec doesn't give full list */
3664 spec = codec->spec;
3665 spec->pcm_playback.rates = SUPPORTED_RATES;
3666 spec->pcm_playback.maxbps = SUPPORTED_MAXBPS;
3667 spec->pcm_playback.formats = SUPPORTED_FORMATS;
f89e4094 3668 spec->nv_dp_workaround = true;
84eb01be
TI		 3669 return 0;
3670}
3671
53775b0d
TI		 3672static int nvhdmi_7x_8ch_build_pcms(struct hda_codec *codec)
3673{
3674 struct hdmi_spec *spec = codec->spec;
3675 int err = simple_playback_build_pcms(codec);
bce0d2a8
TI		 3676 if (!err) {
3677 struct hda_pcm *info = get_pcm_rec(spec, 0);
3678 info->own_chmap = true;
3679 }
53775b0d
TI		 3680 return err;
3681}
3682
3683static int nvhdmi_7x_8ch_build_controls(struct hda_codec *codec)
3684{
3685 struct hdmi_spec *spec = codec->spec;
bce0d2a8 3686 struct hda_pcm *info;
53775b0d
TI		 3687 struct snd_pcm_chmap *chmap;
3688 int err;
3689
3690 err = simple_playback_build_controls(codec);
3691 if (err < 0)
3692 return err;
3693
3694 /* add channel maps */
bce0d2a8
TI		 3695 info = get_pcm_rec(spec, 0);
3696 err = snd_pcm_add_chmap_ctls(info->pcm,
53775b0d
TI		 3697 SNDRV_PCM_STREAM_PLAYBACK,
3698 snd_pcm_alt_chmaps, 8, 0, &chmap);
3699 if (err < 0)
3700 return err;
b9a94a9c 3701 switch (codec->preset->vendor_id) {
53775b0d
TI		 3702 case 0x10de0002:
3703 case 0x10de0003:
3704 case 0x10de0005:
3705 case 0x10de0006:
3706 chmap->channel_mask = (1U << 2) | (1U << 8);
3707 break;
3708 case 0x10de0007:
3709 chmap->channel_mask = (1U << 2) | (1U << 6) | (1U << 8);
3710 }
3711 return 0;
3712}
3713
84eb01be
TI		 3714static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
3715{
3716 struct hdmi_spec *spec;
3717 int err = patch_nvhdmi_2ch(codec);
84eb01be
TI		 3718 if (err < 0)
3719 return err;
3720 spec = codec->spec;
3721 spec->multiout.max_channels = 8;
d0b1252d 3722 spec->pcm_playback = nvhdmi_pcm_playback_8ch_7x;
ceaa86ba 3723 codec->patch_ops.init = nvhdmi_7x_init_8ch;
53775b0d
TI		 3724 codec->patch_ops.build_pcms = nvhdmi_7x_8ch_build_pcms;
3725 codec->patch_ops.build_controls = nvhdmi_7x_8ch_build_controls;
1f348522
AP		 3726
3727 /* Initialize the audio infoframe channel mask and checksum to something
3728 * valid */
3729 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
3730
84eb01be
TI		 3731 return 0;
3732}
3733
611885bc
AH		 3734/*
3735 * NVIDIA codecs ignore ASP mapping for 2ch - confirmed on:
3736 * - 0x10de0015
3737 * - 0x10de0040
3738 */
67b90cb8 3739static int nvhdmi_chmap_cea_alloc_validate_get_type(struct hdac_chmap *chmap,
f302240d 3740 struct hdac_cea_channel_speaker_allocation *cap, int channels)
611885bc
AH		 3741{
3742 if (cap->ca_index == 0x00 && channels == 2)
3743 return SNDRV_CTL_TLVT_CHMAP_FIXED;
3744
028cb68e
SP		 3745 /* If the speaker allocation matches the channel count, it is OK. */
3746 if (cap->channels != channels)
3747 return -1;
3748
3749 /* all channels are remappable freely */
3750 return SNDRV_CTL_TLVT_CHMAP_VAR;
611885bc
AH		 3751}
3752
828cb4ed
SP		 3753static int nvhdmi_chmap_validate(struct hdac_chmap *chmap,
3754 int ca, int chs, unsigned char *map)
611885bc
AH		 3755{
3756 if (ca == 0x00 && (map[0] != SNDRV_CHMAP_FL || map[1] != SNDRV_CHMAP_FR))
3757 return -EINVAL;
3758
3759 return 0;
3760}
3761
ade49db3
TI		 3762/* map from pin NID to port; port is 0-based */
3763/* for Nvidia: assume widget NID starting from 4, with step 1 (4, 5, 6, ...) */
3764static int nvhdmi_pin2port(void *audio_ptr, int pin_nid)
3765{
3766 return pin_nid - 4;
3767}
3768
3769/* reverse-map from port to pin NID: see above */
3770static int nvhdmi_port2pin(struct hda_codec *codec, int port)
3771{
3772 return port + 4;
3773}
3774
3775static const struct drm_audio_component_audio_ops nvhdmi_audio_ops = {
3776 .pin2port = nvhdmi_pin2port,
3777 .pin_eld_notify = generic_acomp_pin_eld_notify,
3778 .master_bind = generic_acomp_master_bind,
3779 .master_unbind = generic_acomp_master_unbind,
3780};
3781
611885bc
AH		 3782static int patch_nvhdmi(struct hda_codec *codec)
3783{
3784 struct hdmi_spec *spec;
3785 int err;
3786
5398e94f
NM		 3787 err = alloc_generic_hdmi(codec);
3788 if (err < 0)
3789 return err;
3790 codec->dp_mst = true;
3791
3792 spec = codec->spec;
5398e94f
NM		 3793
3794 err = hdmi_parse_codec(codec);
3795 if (err < 0) {
3796 generic_spec_free(codec);
3797 return err;
3798 }
3799
3800 generic_hdmi_init_per_pins(codec);
3801
3802 spec->dyn_pin_out = true;
3803
3804 spec->chmap.ops.chmap_cea_alloc_validate_get_type =
3805 nvhdmi_chmap_cea_alloc_validate_get_type;
3806 spec->chmap.ops.chmap_validate = nvhdmi_chmap_validate;
f89e4094 3807 spec->nv_dp_workaround = true;
5398e94f
NM		 3808
3809 codec->link_down_at_suspend = 1;
3810
3811 generic_acomp_init(codec, &nvhdmi_audio_ops, nvhdmi_port2pin);
3812
3813 return 0;
3814}
3815
3816static int patch_nvhdmi_legacy(struct hda_codec *codec)
3817{
3818 struct hdmi_spec *spec;
3819 int err;
3820
611885bc
AH		 3821 err = patch_generic_hdmi(codec);
3822 if (err)
3823 return err;
3824
3825 spec = codec->spec;
75fae117 3826 spec->dyn_pin_out = true;
611885bc 3827
67b90cb8 3828 spec->chmap.ops.chmap_cea_alloc_validate_get_type =
611885bc 3829 nvhdmi_chmap_cea_alloc_validate_get_type;
67b90cb8 3830 spec->chmap.ops.chmap_validate = nvhdmi_chmap_validate;
f89e4094 3831 spec->nv_dp_workaround = true;
611885bc 3832
94989e31
LW		 3833 codec->link_down_at_suspend = 1;
3834
611885bc
AH		 3835 return 0;
3836}
3837
26e9a960
TR		 3838/*
3839 * The HDA codec on NVIDIA Tegra contains two scratch registers that are
3840 * accessed using vendor-defined verbs. These registers can be used for
3841 * interoperability between the HDA and HDMI drivers.
3842 */
3843
3844/* Audio Function Group node */
3845#define NVIDIA_AFG_NID 0x01
3846
3847/*
3848 * The SCRATCH0 register is used to notify the HDMI codec of changes in audio
3849 * format. On Tegra, bit 31 is used as a trigger that causes an interrupt to
3850 * be raised in the HDMI codec. The remainder of the bits is arbitrary. This
3851 * implementation stores the HDA format (see AC_FMT_*) in bits [15:0] and an
3852 * additional bit (at position 30) to signal the validity of the format.
3853 *
3854 * | 31 | 30 | 29 16 | 15 0 |
3855 * +---------+-------+--------+--------+
3856 * | TRIGGER | VALID | UNUSED | FORMAT |
3857 * +-----------------------------------|
3858 *
3859 * Note that for the trigger bit to take effect it needs to change value
85f29492
MK		 3860 * (i.e. it needs to be toggled). The trigger bit is not applicable from
3861 * TEGRA234 chip onwards, as new verb id 0xf80 will be used for interrupt
3862 * trigger to hdmi.
26e9a960 3863 */
85f29492 3864#define NVIDIA_SET_HOST_INTR 0xf80
26e9a960
TR		 3865#define NVIDIA_GET_SCRATCH0 0xfa6
3866#define NVIDIA_SET_SCRATCH0_BYTE0 0xfa7
3867#define NVIDIA_SET_SCRATCH0_BYTE1 0xfa8
3868#define NVIDIA_SET_SCRATCH0_BYTE2 0xfa9
3869#define NVIDIA_SET_SCRATCH0_BYTE3 0xfaa
3870#define NVIDIA_SCRATCH_TRIGGER (1 << 7)
3871#define NVIDIA_SCRATCH_VALID (1 << 6)
3872
3873#define NVIDIA_GET_SCRATCH1 0xfab
3874#define NVIDIA_SET_SCRATCH1_BYTE0 0xfac
3875#define NVIDIA_SET_SCRATCH1_BYTE1 0xfad
3876#define NVIDIA_SET_SCRATCH1_BYTE2 0xfae
3877#define NVIDIA_SET_SCRATCH1_BYTE3 0xfaf
3878
3879/*
3880 * The format parameter is the HDA audio format (see AC_FMT_*). If set to 0,
3881 * the format is invalidated so that the HDMI codec can be disabled.
3882 */
85f29492
MK		 3883static void tegra_hdmi_set_format(struct hda_codec *codec,
3884 hda_nid_t cvt_nid,
3885 unsigned int format)
26e9a960
TR		 3886{
3887 unsigned int value;
85f29492
MK		 3888 unsigned int nid = NVIDIA_AFG_NID;
3889 struct hdmi_spec *spec = codec->spec;
3890
3891 /*
3892 * Tegra HDA codec design from TEGRA234 chip onwards support DP MST.
3893 * This resulted in moving scratch registers from audio function
3894 * group to converter widget context. So CVT NID should be used for
3895 * scratch register read/write for DP MST supported Tegra HDA codec.
3896 */
3897 if (codec->dp_mst)
3898 nid = cvt_nid;
26e9a960
TR		 3899
3900 /* bits [31:30] contain the trigger and valid bits */
85f29492 3901 value = snd_hda_codec_read(codec, nid, 0,
26e9a960
TR		 3902 NVIDIA_GET_SCRATCH0, 0);
3903 value = (value >> 24) & 0xff;
3904
3905 /* bits [15:0] are used to store the HDA format */
85f29492 3906 snd_hda_codec_write(codec, nid, 0,
26e9a960
TR		 3907 NVIDIA_SET_SCRATCH0_BYTE0,
3908 (format >> 0) & 0xff);
85f29492 3909 snd_hda_codec_write(codec, nid, 0,
26e9a960
TR		 3910 NVIDIA_SET_SCRATCH0_BYTE1,
3911 (format >> 8) & 0xff);
3912
3913 /* bits [16:24] are unused */
85f29492 3914 snd_hda_codec_write(codec, nid, 0,
26e9a960
TR		 3915 NVIDIA_SET_SCRATCH0_BYTE2, 0);
3916
3917 /*
3918 * Bit 30 signals that the data is valid and hence that HDMI audio can
3919 * be enabled.
3920 */
3921 if (format == 0)
3922 value &= ~NVIDIA_SCRATCH_VALID;
3923 else
3924 value |= NVIDIA_SCRATCH_VALID;
3925
85f29492
MK		 3926 if (spec->hdmi_intr_trig_ctrl) {
3927 /*
3928 * For Tegra HDA Codec design from TEGRA234 onwards, the
3929 * Interrupt to hdmi driver is triggered by writing
3930 * non-zero values to verb 0xF80 instead of 31st bit of
3931 * scratch register.
3932 */
3933 snd_hda_codec_write(codec, nid, 0,
3934 NVIDIA_SET_SCRATCH0_BYTE3, value);
3935 snd_hda_codec_write(codec, nid, 0,
3936 NVIDIA_SET_HOST_INTR, 0x1);
3937 } else {
3938 /*
3939 * Whenever the 31st trigger bit is toggled, an interrupt is raised
3940 * in the HDMI codec. The HDMI driver will use that as trigger
3941 * to update its configuration.
3942 */
3943 value ^= NVIDIA_SCRATCH_TRIGGER;
26e9a960 3944
85f29492
MK		 3945 snd_hda_codec_write(codec, nid, 0,
3946 NVIDIA_SET_SCRATCH0_BYTE3, value);
3947 }
26e9a960
TR		 3948}
3949
3950static int tegra_hdmi_pcm_prepare(struct hda_pcm_stream *hinfo,
3951 struct hda_codec *codec,
3952 unsigned int stream_tag,
3953 unsigned int format,
3954 struct snd_pcm_substream *substream)
3955{
3956 int err;
3957
3958 err = generic_hdmi_playback_pcm_prepare(hinfo, codec, stream_tag,
3959 format, substream);
3960 if (err < 0)
3961 return err;
3962
3963 /* notify the HDMI codec of the format change */
85f29492 3964 tegra_hdmi_set_format(codec, hinfo->nid, format);
26e9a960
TR		 3965
3966 return 0;
3967}
3968
3969static int tegra_hdmi_pcm_cleanup(struct hda_pcm_stream *hinfo,
3970 struct hda_codec *codec,
3971 struct snd_pcm_substream *substream)
3972{
3973 /* invalidate the format in the HDMI codec */
85f29492 3974 tegra_hdmi_set_format(codec, hinfo->nid, 0);
26e9a960
TR		 3975
3976 return generic_hdmi_playback_pcm_cleanup(hinfo, codec, substream);
3977}
3978
3979static struct hda_pcm *hda_find_pcm_by_type(struct hda_codec *codec, int type)
3980{
3981 struct hdmi_spec *spec = codec->spec;
3982 unsigned int i;
3983
3984 for (i = 0; i < spec->num_pins; i++) {
3985 struct hda_pcm *pcm = get_pcm_rec(spec, i);
3986
3987 if (pcm->pcm_type == type)
3988 return pcm;
3989 }
3990
3991 return NULL;
3992}
3993
3994static int tegra_hdmi_build_pcms(struct hda_codec *codec)
3995{
3996 struct hda_pcm_stream *stream;
3997 struct hda_pcm *pcm;
3998 int err;
3999
4000 err = generic_hdmi_build_pcms(codec);
4001 if (err < 0)
4002 return err;
4003
4004 pcm = hda_find_pcm_by_type(codec, HDA_PCM_TYPE_HDMI);
4005 if (!pcm)
4006 return -ENODEV;
4007
4008 /*
4009 * Override ->prepare() and ->cleanup() operations to notify the HDMI
4010 * codec about format changes.
4011 */
4012 stream = &pcm->stream[SNDRV_PCM_STREAM_PLAYBACK];
4013 stream->ops.prepare = tegra_hdmi_pcm_prepare;
4014 stream->ops.cleanup = tegra_hdmi_pcm_cleanup;
4015
4016 return 0;
4017}
4018
f43156a9 4019static int tegra_hdmi_init(struct hda_codec *codec)
26e9a960 4020{
f43156a9
MK		 4021 struct hdmi_spec *spec = codec->spec;
4022 int i, err;
26e9a960 4023
f43156a9
MK		 4024 err = hdmi_parse_codec(codec);
4025 if (err < 0) {
4026 generic_spec_free(codec);
26e9a960 4027 return err;
f43156a9
MK		 4028 }
4029
4030 for (i = 0; i < spec->num_cvts; i++)
4031 snd_hda_codec_write(codec, spec->cvt_nids[i], 0,
4032 AC_VERB_SET_DIGI_CONVERT_1,
4033 AC_DIG1_ENABLE);
4034
4035 generic_hdmi_init_per_pins(codec);
26e9a960 4036
3c4d8c24 4037 codec->depop_delay = 10;
26e9a960 4038 codec->patch_ops.build_pcms = tegra_hdmi_build_pcms;
f43156a9
MK		 4039 spec->chmap.ops.chmap_cea_alloc_validate_get_type =
4040 nvhdmi_chmap_cea_alloc_validate_get_type;
4041 spec->chmap.ops.chmap_validate = nvhdmi_chmap_validate;
4042
216116ea
MK		 4043 spec->chmap.ops.chmap_cea_alloc_validate_get_type =
4044 nvhdmi_chmap_cea_alloc_validate_get_type;
4045 spec->chmap.ops.chmap_validate = nvhdmi_chmap_validate;
f89e4094 4046 spec->nv_dp_workaround = true;
26e9a960
TR		 4047
4048 return 0;
4049}
4050
f43156a9
MK		 4051static int patch_tegra_hdmi(struct hda_codec *codec)
4052{
4053 int err;
4054
4055 err = alloc_generic_hdmi(codec);
4056 if (err < 0)
4057 return err;
4058
4059 return tegra_hdmi_init(codec);
4060}
4061
4062static int patch_tegra234_hdmi(struct hda_codec *codec)
4063{
4064 struct hdmi_spec *spec;
4065 int err;
4066
4067 err = alloc_generic_hdmi(codec);
4068 if (err < 0)
4069 return err;
4070
4071 codec->dp_mst = true;
f43156a9
MK		 4072 spec = codec->spec;
4073 spec->dyn_pin_out = true;
85f29492 4074 spec->hdmi_intr_trig_ctrl = true;
f43156a9
MK		 4075
4076 return tegra_hdmi_init(codec);
4077}
4078
84eb01be 4079/*
5a613584 4080 * ATI/AMD-specific implementations
84eb01be
TI		 4081 */
4082
5a613584 4083#define is_amdhdmi_rev3_or_later(codec) \
7639a06c
TI		 4084 ((codec)->core.vendor_id == 0x1002aa01 && \
4085 ((codec)->core.revision_id & 0xff00) >= 0x0300)
5a613584
AH		 4086#define has_amd_full_remap_support(codec) is_amdhdmi_rev3_or_later(codec)
4087
4088/* ATI/AMD specific HDA pin verbs, see the AMD HDA Verbs specification */
4089#define ATI_VERB_SET_CHANNEL_ALLOCATION 0x771
4090#define ATI_VERB_SET_DOWNMIX_INFO 0x772
4091#define ATI_VERB_SET_MULTICHANNEL_01 0x777
4092#define ATI_VERB_SET_MULTICHANNEL_23 0x778
4093#define ATI_VERB_SET_MULTICHANNEL_45 0x779
4094#define ATI_VERB_SET_MULTICHANNEL_67 0x77a
461cf6b3 4095#define ATI_VERB_SET_HBR_CONTROL 0x77c
5a613584
AH		 4096#define ATI_VERB_SET_MULTICHANNEL_1 0x785
4097#define ATI_VERB_SET_MULTICHANNEL_3 0x786
4098#define ATI_VERB_SET_MULTICHANNEL_5 0x787
4099#define ATI_VERB_SET_MULTICHANNEL_7 0x788
4100#define ATI_VERB_SET_MULTICHANNEL_MODE 0x789
4101#define ATI_VERB_GET_CHANNEL_ALLOCATION 0xf71
4102#define ATI_VERB_GET_DOWNMIX_INFO 0xf72
4103#define ATI_VERB_GET_MULTICHANNEL_01 0xf77
4104#define ATI_VERB_GET_MULTICHANNEL_23 0xf78
4105#define ATI_VERB_GET_MULTICHANNEL_45 0xf79
4106#define ATI_VERB_GET_MULTICHANNEL_67 0xf7a
461cf6b3 4107#define ATI_VERB_GET_HBR_CONTROL 0xf7c
5a613584
AH		 4108#define ATI_VERB_GET_MULTICHANNEL_1 0xf85
4109#define ATI_VERB_GET_MULTICHANNEL_3 0xf86
4110#define ATI_VERB_GET_MULTICHANNEL_5 0xf87
4111#define ATI_VERB_GET_MULTICHANNEL_7 0xf88
4112#define ATI_VERB_GET_MULTICHANNEL_MODE 0xf89
4113
84d69e79
AH		 4114/* AMD specific HDA cvt verbs */
4115#define ATI_VERB_SET_RAMP_RATE 0x770
4116#define ATI_VERB_GET_RAMP_RATE 0xf70
4117
5a613584
AH		 4118#define ATI_OUT_ENABLE 0x1
4119
4120#define ATI_MULTICHANNEL_MODE_PAIRED 0
4121#define ATI_MULTICHANNEL_MODE_SINGLE 1
4122
461cf6b3
AH		 4123#define ATI_HBR_CAPABLE 0x01
4124#define ATI_HBR_ENABLE 0x10
4125
89250f84 4126static int atihdmi_pin_get_eld(struct hda_codec *codec, hda_nid_t nid,
9c32fea8 4127 int dev_id, unsigned char *buf, int *eld_size)
89250f84 4128{
9c32fea8 4129 WARN_ON(dev_id != 0);
89250f84
AH		 4130 /* call hda_eld.c ATI/AMD-specific function */
4131 return snd_hdmi_get_eld_ati(codec, nid, buf, eld_size,
4132 is_amdhdmi_rev3_or_later(codec));
4133}
4134
9c32fea8
NM		 4135static void atihdmi_pin_setup_infoframe(struct hda_codec *codec,
4136 hda_nid_t pin_nid, int dev_id, int ca,
5a613584
AH		 4137 int active_channels, int conn_type)
4138{
9c32fea8 4139 WARN_ON(dev_id != 0);
5a613584
AH		 4140 snd_hda_codec_write(codec, pin_nid, 0, ATI_VERB_SET_CHANNEL_ALLOCATION, ca);
4141}
4142
4143static int atihdmi_paired_swap_fc_lfe(int pos)
4144{
4145 /*
4146 * ATI/AMD have automatic FC/LFE swap built-in
4147 * when in pairwise mapping mode.
4148 */
4149
4150 switch (pos) {
4151 /* see channel_allocations[].speakers[] */
4152 case 2: return 3;
4153 case 3: return 2;
4154 default: break;
4155 }
4156
4157 return pos;
4158}
4159
828cb4ed
SP		 4160static int atihdmi_paired_chmap_validate(struct hdac_chmap *chmap,
4161 int ca, int chs, unsigned char *map)
5a613584 4162{
f302240d 4163 struct hdac_cea_channel_speaker_allocation *cap;
5a613584
AH		 4164 int i, j;
4165
4166 /* check that only channel pairs need to be remapped on old pre-rev3 ATI/AMD */
4167
bb63f726 4168 cap = snd_hdac_get_ch_alloc_from_ca(ca);
5a613584 4169 for (i = 0; i < chs; ++i) {
bb63f726 4170 int mask = snd_hdac_chmap_to_spk_mask(map[i]);
5a613584
AH		 4171 bool ok = false;
4172 bool companion_ok = false;
4173
4174 if (!mask)
4175 continue;
4176
4177 for (j = 0 + i % 2; j < 8; j += 2) {
4178 int chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j);
4179 if (cap->speakers[chan_idx] == mask) {
4180 /* channel is in a supported position */
4181 ok = true;
4182
4183 if (i % 2 == 0 && i + 1 < chs) {
4184 /* even channel, check the odd companion */
4185 int comp_chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j + 1);
bb63f726 4186 int comp_mask_req = snd_hdac_chmap_to_spk_mask(map[i+1]);
5a613584
AH		 4187 int comp_mask_act = cap->speakers[comp_chan_idx];
4188
4189 if (comp_mask_req == comp_mask_act)
4190 companion_ok = true;
4191 else
4192 return -EINVAL;
4193 }
4194 break;
4195 }
4196 }
4197
4198 if (!ok)
4199 return -EINVAL;
4200
4201 if (companion_ok)
4202 i++; /* companion channel already checked */
4203 }
4204
4205 return 0;
4206}
4207
739ffee9
SP		 4208static int atihdmi_pin_set_slot_channel(struct hdac_device *hdac,
4209 hda_nid_t pin_nid, int hdmi_slot, int stream_channel)
5a613584 4210{
8c11827b 4211 struct hda_codec *codec = hdac_to_hda_codec(hdac);
5a613584
AH		 4212 int verb;
4213 int ati_channel_setup = 0;
4214
4215 if (hdmi_slot > 7)
4216 return -EINVAL;
4217
4218 if (!has_amd_full_remap_support(codec)) {
4219 hdmi_slot = atihdmi_paired_swap_fc_lfe(hdmi_slot);
4220
4221 /* In case this is an odd slot but without stream channel, do not
4222 * disable the slot since the corresponding even slot could have a
4223 * channel. In case neither have a channel, the slot pair will be
4224 * disabled when this function is called for the even slot. */
4225 if (hdmi_slot % 2 != 0 && stream_channel == 0xf)
4226 return 0;
4227
4228 hdmi_slot -= hdmi_slot % 2;
4229
4230 if (stream_channel != 0xf)
4231 stream_channel -= stream_channel % 2;
4232 }
4233
4234 verb = ATI_VERB_SET_MULTICHANNEL_01 + hdmi_slot/2 + (hdmi_slot % 2) * 0x00e;
4235
4236 /* ati_channel_setup format: [7..4] = stream_channel_id, [1] = mute, [0] = enable */
4237
4238 if (stream_channel != 0xf)
4239 ati_channel_setup = (stream_channel << 4) | ATI_OUT_ENABLE;
4240
4241 return snd_hda_codec_write(codec, pin_nid, 0, verb, ati_channel_setup);
4242}
4243
739ffee9
SP		 4244static int atihdmi_pin_get_slot_channel(struct hdac_device *hdac,
4245 hda_nid_t pin_nid, int asp_slot)
5a613584 4246{
8c11827b 4247 struct hda_codec *codec = hdac_to_hda_codec(hdac);
5a613584
AH		 4248 bool was_odd = false;
4249 int ati_asp_slot = asp_slot;
4250 int verb;
4251 int ati_channel_setup;
4252
4253 if (asp_slot > 7)
4254 return -EINVAL;
4255
4256 if (!has_amd_full_remap_support(codec)) {
4257 ati_asp_slot = atihdmi_paired_swap_fc_lfe(asp_slot);
4258 if (ati_asp_slot % 2 != 0) {
4259 ati_asp_slot -= 1;
4260 was_odd = true;
4261 }
4262 }
4263
4264 verb = ATI_VERB_GET_MULTICHANNEL_01 + ati_asp_slot/2 + (ati_asp_slot % 2) * 0x00e;
4265
4266 ati_channel_setup = snd_hda_codec_read(codec, pin_nid, 0, verb, 0);
4267
4268 if (!(ati_channel_setup & ATI_OUT_ENABLE))
4269 return 0xf;
4270
4271 return ((ati_channel_setup & 0xf0) >> 4) + !!was_odd;
4272}
84eb01be 4273
67b90cb8
SP		 4274static int atihdmi_paired_chmap_cea_alloc_validate_get_type(
4275 struct hdac_chmap *chmap,
f302240d 4276 struct hdac_cea_channel_speaker_allocation *cap,
67b90cb8 4277 int channels)
5a613584
AH		 4278{
4279 int c;
4280
4281 /*
4282 * Pre-rev3 ATI/AMD codecs operate in a paired channel mode, so
4283 * we need to take that into account (a single channel may take 2
4284 * channel slots if we need to carry a silent channel next to it).
4285 * On Rev3+ AMD codecs this function is not used.
4286 */
4287 int chanpairs = 0;
4288
4289 /* We only produce even-numbered channel count TLVs */
4290 if ((channels % 2) != 0)
4291 return -1;
4292
4293 for (c = 0; c < 7; c += 2) {
4294 if (cap->speakers[c] || cap->speakers[c+1])
4295 chanpairs++;
4296 }
4297
4298 if (chanpairs * 2 != channels)
4299 return -1;
4300
4301 return SNDRV_CTL_TLVT_CHMAP_PAIRED;
4302}
4303
828cb4ed 4304static void atihdmi_paired_cea_alloc_to_tlv_chmap(struct hdac_chmap *hchmap,
f302240d
SP		 4305 struct hdac_cea_channel_speaker_allocation *cap,
4306 unsigned int *chmap, int channels)
5a613584
AH		 4307{
4308 /* produce paired maps for pre-rev3 ATI/AMD codecs */
4309 int count = 0;
4310 int c;
4311
4312 for (c = 7; c >= 0; c--) {
4313 int chan = 7 - atihdmi_paired_swap_fc_lfe(7 - c);
4314 int spk = cap->speakers[chan];
4315 if (!spk) {
4316 /* add N/A channel if the companion channel is occupied */
4317 if (cap->speakers[chan + (chan % 2 ? -1 : 1)])
4318 chmap[count++] = SNDRV_CHMAP_NA;
4319
4320 continue;
4321 }
4322
bb63f726 4323 chmap[count++] = snd_hdac_spk_to_chmap(spk);
5a613584
AH		 4324 }
4325
4326 WARN_ON(count != channels);
4327}
4328
461cf6b3 4329static int atihdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
9c32fea8 4330 int dev_id, bool hbr)
461cf6b3
AH		 4331{
4332 int hbr_ctl, hbr_ctl_new;
4333
9c32fea8
NM		 4334 WARN_ON(dev_id != 0);
4335
461cf6b3 4336 hbr_ctl = snd_hda_codec_read(codec, pin_nid, 0, ATI_VERB_GET_HBR_CONTROL, 0);
13122e6e 4337 if (hbr_ctl >= 0 && (hbr_ctl & ATI_HBR_CAPABLE)) {
461cf6b3
AH		 4338 if (hbr)
4339 hbr_ctl_new = hbr_ctl | ATI_HBR_ENABLE;
4340 else
4341 hbr_ctl_new = hbr_ctl & ~ATI_HBR_ENABLE;
4342
4e76a883
TI		 4343 codec_dbg(codec,
4344 "atihdmi_pin_hbr_setup: NID=0x%x, %shbr-ctl=0x%x\n",
461cf6b3
AH		 4345 pin_nid,
4346 hbr_ctl == hbr_ctl_new ? "" : "new-",
4347 hbr_ctl_new);
4348
4349 if (hbr_ctl != hbr_ctl_new)
4350 snd_hda_codec_write(codec, pin_nid, 0,
4351 ATI_VERB_SET_HBR_CONTROL,
4352 hbr_ctl_new);
4353
4354 } else if (hbr)
4355 return -EINVAL;
4356
4357 return 0;
4358}
4359
84d69e79 4360static int atihdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
9c32fea8
NM		 4361 hda_nid_t pin_nid, int dev_id,
4362 u32 stream_tag, int format)
84d69e79 4363{
84d69e79
AH		 4364 if (is_amdhdmi_rev3_or_later(codec)) {
4365 int ramp_rate = 180; /* default as per AMD spec */
4366 /* disable ramp-up/down for non-pcm as per AMD spec */
4367 if (format & AC_FMT_TYPE_NON_PCM)
4368 ramp_rate = 0;
4369
4370 snd_hda_codec_write(codec, cvt_nid, 0, ATI_VERB_SET_RAMP_RATE, ramp_rate);
4371 }
4372
9c32fea8
NM		 4373 return hdmi_setup_stream(codec, cvt_nid, pin_nid, dev_id,
4374 stream_tag, format);
84d69e79
AH		 4375}
4376
4377
5a613584 4378static int atihdmi_init(struct hda_codec *codec)
84eb01be
TI		 4379{
4380 struct hdmi_spec *spec = codec->spec;
5a613584 4381 int pin_idx, err;
84eb01be 4382
5a613584
AH		 4383 err = generic_hdmi_init(codec);
4384
4385 if (err)
84eb01be 4386 return err;
5a613584
AH		 4387
4388 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
4389 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
4390
4391 /* make sure downmix information in infoframe is zero */
4392 snd_hda_codec_write(codec, per_pin->pin_nid, 0, ATI_VERB_SET_DOWNMIX_INFO, 0);
4393
4394 /* enable channel-wise remap mode if supported */
4395 if (has_amd_full_remap_support(codec))
4396 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
4397 ATI_VERB_SET_MULTICHANNEL_MODE,
4398 ATI_MULTICHANNEL_MODE_SINGLE);
84eb01be 4399 }
8218df93 4400 codec->auto_runtime_pm = 1;
5a613584 4401
84eb01be
TI		 4402 return 0;
4403}
4404
ade49db3
TI		 4405/* map from pin NID to port; port is 0-based */
4406/* for AMD: assume widget NID starting from 3, with step 2 (3, 5, 7, ...) */
4407static int atihdmi_pin2port(void *audio_ptr, int pin_nid)
4408{
4409 return pin_nid / 2 - 1;
4410}
4411
4412/* reverse-map from port to pin NID: see above */
4413static int atihdmi_port2pin(struct hda_codec *codec, int port)
4414{
4415 return port * 2 + 3;
4416}
4417
4418static const struct drm_audio_component_audio_ops atihdmi_audio_ops = {
4419 .pin2port = atihdmi_pin2port,
4420 .pin_eld_notify = generic_acomp_pin_eld_notify,
4421 .master_bind = generic_acomp_master_bind,
4422 .master_unbind = generic_acomp_master_unbind,
4423};
4424
84eb01be
TI		 4425static int patch_atihdmi(struct hda_codec *codec)
4426{
4427 struct hdmi_spec *spec;
5a613584
AH		 4428 struct hdmi_spec_per_cvt *per_cvt;
4429 int err, cvt_idx;
4430
4431 err = patch_generic_hdmi(codec);
4432
4433 if (err)
d0b1252d 4434 return err;
5a613584
AH		 4435
4436 codec->patch_ops.init = atihdmi_init;
4437
d0b1252d 4438 spec = codec->spec;
5a613584 4439
090ddad4
TI		 4440 spec->static_pcm_mapping = true;
4441
89250f84 4442 spec->ops.pin_get_eld = atihdmi_pin_get_eld;
5a613584 4443 spec->ops.pin_setup_infoframe = atihdmi_pin_setup_infoframe;
461cf6b3 4444 spec->ops.pin_hbr_setup = atihdmi_pin_hbr_setup;
84d69e79 4445 spec->ops.setup_stream = atihdmi_setup_stream;
5a613584 4446
39669225
TI		 4447 spec->chmap.ops.pin_get_slot_channel = atihdmi_pin_get_slot_channel;
4448 spec->chmap.ops.pin_set_slot_channel = atihdmi_pin_set_slot_channel;
4449
5a613584
AH		 4450 if (!has_amd_full_remap_support(codec)) {
4451 /* override to ATI/AMD-specific versions with pairwise mapping */
67b90cb8 4452 spec->chmap.ops.chmap_cea_alloc_validate_get_type =
5a613584 4453 atihdmi_paired_chmap_cea_alloc_validate_get_type;
67b90cb8
SP		 4454 spec->chmap.ops.cea_alloc_to_tlv_chmap =
4455 atihdmi_paired_cea_alloc_to_tlv_chmap;
4456 spec->chmap.ops.chmap_validate = atihdmi_paired_chmap_validate;
5a613584
AH		 4457 }
4458
4459 /* ATI/AMD converters do not advertise all of their capabilities */
4460 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
4461 per_cvt = get_cvt(spec, cvt_idx);
4462 per_cvt->channels_max = max(per_cvt->channels_max, 8u);
4463 per_cvt->rates |= SUPPORTED_RATES;
4464 per_cvt->formats |= SUPPORTED_FORMATS;
4465 per_cvt->maxbps = max(per_cvt->maxbps, 24u);
4466 }
4467
67b90cb8 4468 spec->chmap.channels_max = max(spec->chmap.channels_max, 8u);
5a613584 4469
57cb54e5
TI		 4470 /* AMD GPUs have neither EPSS nor CLKSTOP bits, hence preventing
4471 * the link-down as is. Tell the core to allow it.
4472 */
4473 codec->link_down_at_suspend = 1;
4474
ade49db3
TI		 4475 generic_acomp_init(codec, &atihdmi_audio_ops, atihdmi_port2pin);
4476
84eb01be
TI		 4477 return 0;
4478}
4479
3de5ff88
AL		 4480/* VIA HDMI Implementation */
4481#define VIAHDMI_CVT_NID 0x02 /* audio converter1 */
4482#define VIAHDMI_PIN_NID 0x03 /* HDMI output pin1 */
4483
3de5ff88
AL		 4484static int patch_via_hdmi(struct hda_codec *codec)
4485{
250e41ac 4486 return patch_simple_hdmi(codec, VIAHDMI_CVT_NID, VIAHDMI_PIN_NID);
3de5ff88 4487}
84eb01be 4488
c51e4310 4489static int patch_gf_hdmi(struct hda_codec *codec)
4490{
4491 int err;
4492
4493 err = patch_generic_hdmi(codec);
4494 if (err)
4495 return err;
4496
4497 /*
4498 * Glenfly GPUs have two codecs, stream switches from one codec to
4499 * another, need to do actual clean-ups in codec_cleanup_stream
4500 */
4501 codec->no_sticky_stream = 1;
4502 return 0;
4503}
4504
84eb01be
TI		 4505/*
4506 * patch entries
4507 */
b9a94a9c 4508static const struct hda_device_id snd_hda_id_hdmi[] = {
28bd137a 4509HDA_CODEC_ENTRY(0x00147a47, "Loongson HDMI", patch_generic_hdmi),
b9a94a9c
TI		 4510HDA_CODEC_ENTRY(0x1002793c, "RS600 HDMI", patch_atihdmi),
4511HDA_CODEC_ENTRY(0x10027919, "RS600 HDMI", patch_atihdmi),
4512HDA_CODEC_ENTRY(0x1002791a, "RS690/780 HDMI", patch_atihdmi),
4513HDA_CODEC_ENTRY(0x1002aa01, "R6xx HDMI", patch_atihdmi),
4514HDA_CODEC_ENTRY(0x10951390, "SiI1390 HDMI", patch_generic_hdmi),
4515HDA_CODEC_ENTRY(0x10951392, "SiI1392 HDMI", patch_generic_hdmi),
4516HDA_CODEC_ENTRY(0x17e80047, "Chrontel HDMI", patch_generic_hdmi),
74ec1181 4517HDA_CODEC_ENTRY(0x10de0001, "MCP73 HDMI", patch_nvhdmi_2ch),
b9a94a9c
TI		 4518HDA_CODEC_ENTRY(0x10de0002, "MCP77/78 HDMI", patch_nvhdmi_8ch_7x),
4519HDA_CODEC_ENTRY(0x10de0003, "MCP77/78 HDMI", patch_nvhdmi_8ch_7x),
74ec1181 4520HDA_CODEC_ENTRY(0x10de0004, "GPU 04 HDMI", patch_nvhdmi_8ch_7x),
b9a94a9c
TI		 4521HDA_CODEC_ENTRY(0x10de0005, "MCP77/78 HDMI", patch_nvhdmi_8ch_7x),
4522HDA_CODEC_ENTRY(0x10de0006, "MCP77/78 HDMI", patch_nvhdmi_8ch_7x),
4523HDA_CODEC_ENTRY(0x10de0007, "MCP79/7A HDMI", patch_nvhdmi_8ch_7x),
5398e94f
NM		 4524HDA_CODEC_ENTRY(0x10de0008, "GPU 08 HDMI/DP", patch_nvhdmi_legacy),
4525HDA_CODEC_ENTRY(0x10de0009, "GPU 09 HDMI/DP", patch_nvhdmi_legacy),
4526HDA_CODEC_ENTRY(0x10de000a, "GPU 0a HDMI/DP", patch_nvhdmi_legacy),
4527HDA_CODEC_ENTRY(0x10de000b, "GPU 0b HDMI/DP", patch_nvhdmi_legacy),
4528HDA_CODEC_ENTRY(0x10de000c, "MCP89 HDMI", patch_nvhdmi_legacy),
4529HDA_CODEC_ENTRY(0x10de000d, "GPU 0d HDMI/DP", patch_nvhdmi_legacy),
4530HDA_CODEC_ENTRY(0x10de0010, "GPU 10 HDMI/DP", patch_nvhdmi_legacy),
4531HDA_CODEC_ENTRY(0x10de0011, "GPU 11 HDMI/DP", patch_nvhdmi_legacy),
4532HDA_CODEC_ENTRY(0x10de0012, "GPU 12 HDMI/DP", patch_nvhdmi_legacy),
4533HDA_CODEC_ENTRY(0x10de0013, "GPU 13 HDMI/DP", patch_nvhdmi_legacy),
4534HDA_CODEC_ENTRY(0x10de0014, "GPU 14 HDMI/DP", patch_nvhdmi_legacy),
4535HDA_CODEC_ENTRY(0x10de0015, "GPU 15 HDMI/DP", patch_nvhdmi_legacy),
4536HDA_CODEC_ENTRY(0x10de0016, "GPU 16 HDMI/DP", patch_nvhdmi_legacy),
c8900a0f 4537/* 17 is known to be absent */
5398e94f
NM		 4538HDA_CODEC_ENTRY(0x10de0018, "GPU 18 HDMI/DP", patch_nvhdmi_legacy),
4539HDA_CODEC_ENTRY(0x10de0019, "GPU 19 HDMI/DP", patch_nvhdmi_legacy),
4540HDA_CODEC_ENTRY(0x10de001a, "GPU 1a HDMI/DP", patch_nvhdmi_legacy),
4541HDA_CODEC_ENTRY(0x10de001b, "GPU 1b HDMI/DP", patch_nvhdmi_legacy),
4542HDA_CODEC_ENTRY(0x10de001c, "GPU 1c HDMI/DP", patch_nvhdmi_legacy),
b9a94a9c
TI		 4543HDA_CODEC_ENTRY(0x10de0020, "Tegra30 HDMI", patch_tegra_hdmi),
4544HDA_CODEC_ENTRY(0x10de0022, "Tegra114 HDMI", patch_tegra_hdmi),
4545HDA_CODEC_ENTRY(0x10de0028, "Tegra124 HDMI", patch_tegra_hdmi),
4546HDA_CODEC_ENTRY(0x10de0029, "Tegra210 HDMI/DP", patch_tegra_hdmi),
917bb90c
TR		 4547HDA_CODEC_ENTRY(0x10de002d, "Tegra186 HDMI/DP0", patch_tegra_hdmi),
4548HDA_CODEC_ENTRY(0x10de002e, "Tegra186 HDMI/DP1", patch_tegra_hdmi),
4549HDA_CODEC_ENTRY(0x10de002f, "Tegra194 HDMI/DP2", patch_tegra_hdmi),
4550HDA_CODEC_ENTRY(0x10de0030, "Tegra194 HDMI/DP3", patch_tegra_hdmi),
f43156a9 4551HDA_CODEC_ENTRY(0x10de0031, "Tegra234 HDMI/DP", patch_tegra234_hdmi),
b9a94a9c
TI		 4552HDA_CODEC_ENTRY(0x10de0040, "GPU 40 HDMI/DP", patch_nvhdmi),
4553HDA_CODEC_ENTRY(0x10de0041, "GPU 41 HDMI/DP", patch_nvhdmi),
4554HDA_CODEC_ENTRY(0x10de0042, "GPU 42 HDMI/DP", patch_nvhdmi),
4555HDA_CODEC_ENTRY(0x10de0043, "GPU 43 HDMI/DP", patch_nvhdmi),
4556HDA_CODEC_ENTRY(0x10de0044, "GPU 44 HDMI/DP", patch_nvhdmi),
74ec1181
DD		 4557HDA_CODEC_ENTRY(0x10de0045, "GPU 45 HDMI/DP", patch_nvhdmi),
4558HDA_CODEC_ENTRY(0x10de0050, "GPU 50 HDMI/DP", patch_nvhdmi),
b9a94a9c 4559HDA_CODEC_ENTRY(0x10de0051, "GPU 51 HDMI/DP", patch_nvhdmi),
74ec1181 4560HDA_CODEC_ENTRY(0x10de0052, "GPU 52 HDMI/DP", patch_nvhdmi),
b9a94a9c 4561HDA_CODEC_ENTRY(0x10de0060, "GPU 60 HDMI/DP", patch_nvhdmi),
74ec1181
DD		 4562HDA_CODEC_ENTRY(0x10de0061, "GPU 61 HDMI/DP", patch_nvhdmi),
4563HDA_CODEC_ENTRY(0x10de0062, "GPU 62 HDMI/DP", patch_nvhdmi),
b9a94a9c
TI		 4564HDA_CODEC_ENTRY(0x10de0067, "MCP67 HDMI", patch_nvhdmi_2ch),
4565HDA_CODEC_ENTRY(0x10de0070, "GPU 70 HDMI/DP", patch_nvhdmi),
4566HDA_CODEC_ENTRY(0x10de0071, "GPU 71 HDMI/DP", patch_nvhdmi),
4567HDA_CODEC_ENTRY(0x10de0072, "GPU 72 HDMI/DP", patch_nvhdmi),
74ec1181
DD		 4568HDA_CODEC_ENTRY(0x10de0073, "GPU 73 HDMI/DP", patch_nvhdmi),
4569HDA_CODEC_ENTRY(0x10de0074, "GPU 74 HDMI/DP", patch_nvhdmi),
4570HDA_CODEC_ENTRY(0x10de0076, "GPU 76 HDMI/DP", patch_nvhdmi),
4571HDA_CODEC_ENTRY(0x10de007b, "GPU 7b HDMI/DP", patch_nvhdmi),
4572HDA_CODEC_ENTRY(0x10de007c, "GPU 7c HDMI/DP", patch_nvhdmi),
b9a94a9c 4573HDA_CODEC_ENTRY(0x10de007d, "GPU 7d HDMI/DP", patch_nvhdmi),
74ec1181 4574HDA_CODEC_ENTRY(0x10de007e, "GPU 7e HDMI/DP", patch_nvhdmi),
af677166 4575HDA_CODEC_ENTRY(0x10de0080, "GPU 80 HDMI/DP", patch_nvhdmi),
74ec1181 4576HDA_CODEC_ENTRY(0x10de0081, "GPU 81 HDMI/DP", patch_nvhdmi),
2d369c74 4577HDA_CODEC_ENTRY(0x10de0082, "GPU 82 HDMI/DP", patch_nvhdmi),
3ec622f4 4578HDA_CODEC_ENTRY(0x10de0083, "GPU 83 HDMI/DP", patch_nvhdmi),
74ec1181
DD		 4579HDA_CODEC_ENTRY(0x10de0084, "GPU 84 HDMI/DP", patch_nvhdmi),
4580HDA_CODEC_ENTRY(0x10de0090, "GPU 90 HDMI/DP", patch_nvhdmi),
4581HDA_CODEC_ENTRY(0x10de0091, "GPU 91 HDMI/DP", patch_nvhdmi),
4582HDA_CODEC_ENTRY(0x10de0092, "GPU 92 HDMI/DP", patch_nvhdmi),
4583HDA_CODEC_ENTRY(0x10de0093, "GPU 93 HDMI/DP", patch_nvhdmi),
4584HDA_CODEC_ENTRY(0x10de0094, "GPU 94 HDMI/DP", patch_nvhdmi),
4585HDA_CODEC_ENTRY(0x10de0095, "GPU 95 HDMI/DP", patch_nvhdmi),
4586HDA_CODEC_ENTRY(0x10de0097, "GPU 97 HDMI/DP", patch_nvhdmi),
4587HDA_CODEC_ENTRY(0x10de0098, "GPU 98 HDMI/DP", patch_nvhdmi),
4588HDA_CODEC_ENTRY(0x10de0099, "GPU 99 HDMI/DP", patch_nvhdmi),
adb36a82
AP		 4589HDA_CODEC_ENTRY(0x10de009a, "GPU 9a HDMI/DP", patch_nvhdmi),
4590HDA_CODEC_ENTRY(0x10de009d, "GPU 9d HDMI/DP", patch_nvhdmi),
4591HDA_CODEC_ENTRY(0x10de009e, "GPU 9e HDMI/DP", patch_nvhdmi),
4592HDA_CODEC_ENTRY(0x10de009f, "GPU 9f HDMI/DP", patch_nvhdmi),
4593HDA_CODEC_ENTRY(0x10de00a0, "GPU a0 HDMI/DP", patch_nvhdmi),
dc4f2cca
NM		 4594HDA_CODEC_ENTRY(0x10de00a3, "GPU a3 HDMI/DP", patch_nvhdmi),
4595HDA_CODEC_ENTRY(0x10de00a4, "GPU a4 HDMI/DP", patch_nvhdmi),
4596HDA_CODEC_ENTRY(0x10de00a5, "GPU a5 HDMI/DP", patch_nvhdmi),
4597HDA_CODEC_ENTRY(0x10de00a6, "GPU a6 HDMI/DP", patch_nvhdmi),
4598HDA_CODEC_ENTRY(0x10de00a7, "GPU a7 HDMI/DP", patch_nvhdmi),
b9a94a9c 4599HDA_CODEC_ENTRY(0x10de8001, "MCP73 HDMI", patch_nvhdmi_2ch),
74ec1181 4600HDA_CODEC_ENTRY(0x10de8067, "MCP67/68 HDMI", patch_nvhdmi_2ch),
c51e4310 4601HDA_CODEC_ENTRY(0x67663d82, "Arise 82 HDMI/DP", patch_gf_hdmi),
4602HDA_CODEC_ENTRY(0x67663d83, "Arise 83 HDMI/DP", patch_gf_hdmi),
4603HDA_CODEC_ENTRY(0x67663d84, "Arise 84 HDMI/DP", patch_gf_hdmi),
4604HDA_CODEC_ENTRY(0x67663d85, "Arise 85 HDMI/DP", patch_gf_hdmi),
4605HDA_CODEC_ENTRY(0x67663d86, "Arise 86 HDMI/DP", patch_gf_hdmi),
4606HDA_CODEC_ENTRY(0x67663d87, "Arise 87 HDMI/DP", patch_gf_hdmi),
b9a94a9c
TI		 4607HDA_CODEC_ENTRY(0x11069f80, "VX900 HDMI/DP", patch_via_hdmi),
4608HDA_CODEC_ENTRY(0x11069f81, "VX900 HDMI/DP", patch_via_hdmi),
4609HDA_CODEC_ENTRY(0x11069f84, "VX11 HDMI/DP", patch_generic_hdmi),
4610HDA_CODEC_ENTRY(0x11069f85, "VX11 HDMI/DP", patch_generic_hdmi),
7ff652ff 4611HDA_CODEC_ENTRY(0x80860054, "IbexPeak HDMI", patch_i915_cpt_hdmi),
b0d8bc50 4612HDA_CODEC_ENTRY(0x80862800, "Geminilake HDMI", patch_i915_glk_hdmi),
b9a94a9c
TI		 4613HDA_CODEC_ENTRY(0x80862801, "Bearlake HDMI", patch_generic_hdmi),
4614HDA_CODEC_ENTRY(0x80862802, "Cantiga HDMI", patch_generic_hdmi),
4615HDA_CODEC_ENTRY(0x80862803, "Eaglelake HDMI", patch_generic_hdmi),
7ff652ff 4616HDA_CODEC_ENTRY(0x80862804, "IbexPeak HDMI", patch_i915_cpt_hdmi),
e85015a3
TI		 4617HDA_CODEC_ENTRY(0x80862805, "CougarPoint HDMI", patch_i915_cpt_hdmi),
4618HDA_CODEC_ENTRY(0x80862806, "PantherPoint HDMI", patch_i915_cpt_hdmi),
a686632f
TI		 4619HDA_CODEC_ENTRY(0x80862807, "Haswell HDMI", patch_i915_hsw_hdmi),
4620HDA_CODEC_ENTRY(0x80862808, "Broadwell HDMI", patch_i915_hsw_hdmi),
4621HDA_CODEC_ENTRY(0x80862809, "Skylake HDMI", patch_i915_hsw_hdmi),
4622HDA_CODEC_ENTRY(0x8086280a, "Broxton HDMI", patch_i915_hsw_hdmi),
4623HDA_CODEC_ENTRY(0x8086280b, "Kabylake HDMI", patch_i915_hsw_hdmi),
2b4584d0 4624HDA_CODEC_ENTRY(0x8086280c, "Cannonlake HDMI", patch_i915_glk_hdmi),
a87a4d23 4625HDA_CODEC_ENTRY(0x8086280d, "Geminilake HDMI", patch_i915_glk_hdmi),
b0d8bc50 4626HDA_CODEC_ENTRY(0x8086280f, "Icelake HDMI", patch_i915_icl_hdmi),
9a11ba73 4627HDA_CODEC_ENTRY(0x80862812, "Tigerlake HDMI", patch_i915_tgl_hdmi),
69b08bdf 4628HDA_CODEC_ENTRY(0x80862814, "DG1 HDMI", patch_i915_tgl_hdmi),
d78359b2 4629HDA_CODEC_ENTRY(0x80862815, "Alderlake HDMI", patch_i915_tgl_hdmi),
f804a324 4630HDA_CODEC_ENTRY(0x80862816, "Rocketlake HDMI", patch_i915_tgl_hdmi),
a531caa5 4631HDA_CODEC_ENTRY(0x80862818, "Raptorlake HDMI", patch_i915_tgl_hdmi),
6ab6f98f 4632HDA_CODEC_ENTRY(0x80862819, "DG2 HDMI", patch_i915_tgl_hdmi),
78be2228 4633HDA_CODEC_ENTRY(0x8086281a, "Jasperlake HDMI", patch_i915_icl_hdmi),
d233c494 4634HDA_CODEC_ENTRY(0x8086281b, "Elkhartlake HDMI", patch_i915_icl_hdmi),
15175a4f 4635HDA_CODEC_ENTRY(0x8086281c, "Alderlake-P HDMI", patch_i915_adlp_hdmi),
3c851b63 4636HDA_CODEC_ENTRY(0x8086281d, "Meteor Lake HDMI", patch_i915_adlp_hdmi),
e8336a63 4637HDA_CODEC_ENTRY(0x8086281e, "Battlemage HDMI", patch_i915_adlp_hdmi),
3c851b63 4638HDA_CODEC_ENTRY(0x8086281f, "Raptor Lake P HDMI", patch_i915_adlp_hdmi),
6d37a07f 4639HDA_CODEC_ENTRY(0x80862820, "Lunar Lake HDMI", patch_i915_adlp_hdmi),
b9a94a9c 4640HDA_CODEC_ENTRY(0x80862880, "CedarTrail HDMI", patch_generic_hdmi),
a686632f
TI		 4641HDA_CODEC_ENTRY(0x80862882, "Valleyview2 HDMI", patch_i915_byt_hdmi),
4642HDA_CODEC_ENTRY(0x80862883, "Braswell HDMI", patch_i915_byt_hdmi),
b9a94a9c 4643HDA_CODEC_ENTRY(0x808629fb, "Crestline HDMI", patch_generic_hdmi),
d8a766a1 4644/* special ID for generic HDMI */
b9a94a9c 4645HDA_CODEC_ENTRY(HDA_CODEC_ID_GENERIC_HDMI, "Generic HDMI", patch_generic_hdmi),
84eb01be
TI		 4646{} /* terminator */
4647};
b9a94a9c 4648MODULE_DEVICE_TABLE(hdaudio, snd_hda_id_hdmi);
84eb01be
TI		 4649
4650MODULE_LICENSE("GPL");
4651MODULE_DESCRIPTION("HDMI HD-audio codec");
4652MODULE_ALIAS("snd-hda-codec-intelhdmi");
4653MODULE_ALIAS("snd-hda-codec-nvhdmi");
4654MODULE_ALIAS("snd-hda-codec-atihdmi");
4655
d8a766a1 4656static struct hda_codec_driver hdmi_driver = {
b9a94a9c 4657 .id = snd_hda_id_hdmi,
84eb01be
TI		 4658};
4659
d8a766a1 4660module_hda_codec_driver(hdmi_driver);
Linux 6.x block layer and io_uring tree(s)