projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branches 'topic/sc18is602' and 'topic/rspi' of git://git.kernel.org/pub/scm...
[linux-block.git] / sound / pci / hda / patch_hdmi.c
CommitLineData
079d88cc
WF		 1/*
2 *
3 * patch_hdmi.c - routines for HDMI/DisplayPort codecs
4 *
5 * Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
84eb01be
TI		 6 * Copyright (c) 2006 ATI Technologies Inc.
7 * Copyright (c) 2008 NVIDIA Corp. All rights reserved.
8 * Copyright (c) 2008 Wei Ni <wni@nvidia.com>
5a613584 9 * Copyright (c) 2013 Anssi Hannula <anssi.hannula@iki.fi>
079d88cc
WF		 10 *
11 * Authors:
12 * Wu Fengguang <wfg@linux.intel.com>
13 *
14 * Maintained by:
15 * Wu Fengguang <wfg@linux.intel.com>
16 *
17 * This program is free software; you can redistribute it and/or modify it
18 * under the terms of the GNU General Public License as published by the Free
19 * Software Foundation; either version 2 of the License, or (at your option)
20 * any later version.
21 *
22 * This program is distributed in the hope that it will be useful, but
23 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
24 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
25 * for more details.
26 *
27 * You should have received a copy of the GNU General Public License
28 * along with this program; if not, write to the Free Software Foundation,
29 * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
30 */
31
84eb01be
TI		 32#include <linux/init.h>
33#include <linux/delay.h>
34#include <linux/slab.h>
65a77217 35#include <linux/module.h>
84eb01be 36#include <sound/core.h>
07acecc1 37#include <sound/jack.h>
433968da 38#include <sound/asoundef.h>
d45e6889 39#include <sound/tlv.h>
84eb01be
TI		 40#include "hda_codec.h"
41#include "hda_local.h"
1835a0f9 42#include "hda_jack.h"
84eb01be 43
0ebaa24c
TI		 44static bool static_hdmi_pcm;
45module_param(static_hdmi_pcm, bool, 0644);
46MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
47
fb87fa3a 48#define is_haswell(codec) ((codec)->vendor_id == 0x80862807)
02383854 49#define is_valleyview(codec) ((codec)->vendor_id == 0x80862882)
fb87fa3a 50
384a48d7
SW		 51struct hdmi_spec_per_cvt {
52 hda_nid_t cvt_nid;
53 int assigned;
54 unsigned int channels_min;
55 unsigned int channels_max;
56 u32 rates;
57 u64 formats;
58 unsigned int maxbps;
59};
079d88cc 60
4eea3091
TI		 61/* max. connections to a widget */
62#define HDA_MAX_CONNECTIONS 32
63
384a48d7
SW		 64struct hdmi_spec_per_pin {
65 hda_nid_t pin_nid;
66 int num_mux_nids;
67 hda_nid_t mux_nids[HDA_MAX_CONNECTIONS];
1df5a06a 68 hda_nid_t cvt_nid;
744626da
WF		 69
70 struct hda_codec *codec;
384a48d7 71 struct hdmi_eld sink_eld;
a4e9a38b 72 struct mutex lock;
744626da 73 struct delayed_work work;
92c69e79 74 struct snd_kcontrol *eld_ctl;
c6e8453e 75 int repoll_count;
b054087d
TI		 76 bool setup; /* the stream has been set up by prepare callback */
77 int channels; /* current number of channels */
1a6003b5 78 bool non_pcm;
d45e6889
TI		 79 bool chmap_set; /* channel-map override by ALSA API? */
80 unsigned char chmap[8]; /* ALSA API channel-map */
bce0d2a8 81 char pcm_name[8]; /* filled in build_pcm callbacks */
a4e9a38b
TI		 82#ifdef CONFIG_PROC_FS
83 struct snd_info_entry *proc_entry;
84#endif
384a48d7 85};
079d88cc 86
307229d2
AH		 87struct cea_channel_speaker_allocation;
88
89/* operations used by generic code that can be overridden by patches */
90struct hdmi_ops {
91 int (*pin_get_eld)(struct hda_codec *codec, hda_nid_t pin_nid,
92 unsigned char *buf, int *eld_size);
93
94 /* get and set channel assigned to each HDMI ASP (audio sample packet) slot */
95 int (*pin_get_slot_channel)(struct hda_codec *codec, hda_nid_t pin_nid,
96 int asp_slot);
97 int (*pin_set_slot_channel)(struct hda_codec *codec, hda_nid_t pin_nid,
98 int asp_slot, int channel);
99
100 void (*pin_setup_infoframe)(struct hda_codec *codec, hda_nid_t pin_nid,
101 int ca, int active_channels, int conn_type);
102
103 /* enable/disable HBR (HD passthrough) */
104 int (*pin_hbr_setup)(struct hda_codec *codec, hda_nid_t pin_nid, bool hbr);
105
106 int (*setup_stream)(struct hda_codec *codec, hda_nid_t cvt_nid,
107 hda_nid_t pin_nid, u32 stream_tag, int format);
108
109 /* Helpers for producing the channel map TLVs. These can be overridden
110 * for devices that have non-standard mapping requirements. */
111 int (*chmap_cea_alloc_validate_get_type)(struct cea_channel_speaker_allocation *cap,
112 int channels);
113 void (*cea_alloc_to_tlv_chmap)(struct cea_channel_speaker_allocation *cap,
114 unsigned int *chmap, int channels);
115
116 /* check that the user-given chmap is supported */
117 int (*chmap_validate)(int ca, int channels, unsigned char *chmap);
118};
119
384a48d7
SW		 120struct hdmi_spec {
121 int num_cvts;
bce0d2a8
TI		 122 struct snd_array cvts; /* struct hdmi_spec_per_cvt */
123 hda_nid_t cvt_nids[4]; /* only for haswell fix */
079d88cc 124
384a48d7 125 int num_pins;
bce0d2a8
TI		 126 struct snd_array pins; /* struct hdmi_spec_per_pin */
127 struct snd_array pcm_rec; /* struct hda_pcm */
d45e6889 128 unsigned int channels_max; /* max over all cvts */
079d88cc 129
4bd038f9 130 struct hdmi_eld temp_eld;
307229d2 131 struct hdmi_ops ops;
079d88cc 132 /*
5a613584 133 * Non-generic VIA/NVIDIA specific
079d88cc
WF		 134 */
135 struct hda_multi_out multiout;
d0b1252d 136 struct hda_pcm_stream pcm_playback;
079d88cc
WF		 137};
138
139
140struct hdmi_audio_infoframe {
141 u8 type; /* 0x84 */
142 u8 ver; /* 0x01 */
143 u8 len; /* 0x0a */
144
53d7d69d
WF		 145 u8 checksum;
146
079d88cc
WF		 147 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
148 u8 SS01_SF24;
149 u8 CXT04;
150 u8 CA;
151 u8 LFEPBL01_LSV36_DM_INH7;
53d7d69d
WF		 152};
153
154struct dp_audio_infoframe {
155 u8 type; /* 0x84 */
156 u8 len; /* 0x1b */
157 u8 ver; /* 0x11 << 2 */
158
159 u8 CC02_CT47; /* match with HDMI infoframe from this on */
160 u8 SS01_SF24;
161 u8 CXT04;
162 u8 CA;
163 u8 LFEPBL01_LSV36_DM_INH7;
079d88cc
WF		 164};
165
2b203dbb
TI		 166union audio_infoframe {
167 struct hdmi_audio_infoframe hdmi;
168 struct dp_audio_infoframe dp;
169 u8 bytes[0];
170};
171
079d88cc
WF		 172/*
173 * CEA speaker placement:
174 *
175 * FLH FCH FRH
176 * FLW FL FLC FC FRC FR FRW
177 *
178 * LFE
179 * TC
180 *
181 * RL RLC RC RRC RR
182 *
183 * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
184 * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
185 */
186enum cea_speaker_placement {
187 FL = (1 << 0), /* Front Left */
188 FC = (1 << 1), /* Front Center */
189 FR = (1 << 2), /* Front Right */
190 FLC = (1 << 3), /* Front Left Center */
191 FRC = (1 << 4), /* Front Right Center */
192 RL = (1 << 5), /* Rear Left */
193 RC = (1 << 6), /* Rear Center */
194 RR = (1 << 7), /* Rear Right */
195 RLC = (1 << 8), /* Rear Left Center */
196 RRC = (1 << 9), /* Rear Right Center */
197 LFE = (1 << 10), /* Low Frequency Effect */
198 FLW = (1 << 11), /* Front Left Wide */
199 FRW = (1 << 12), /* Front Right Wide */
200 FLH = (1 << 13), /* Front Left High */
201 FCH = (1 << 14), /* Front Center High */
202 FRH = (1 << 15), /* Front Right High */
203 TC = (1 << 16), /* Top Center */
204};
205
206/*
207 * ELD SA bits in the CEA Speaker Allocation data block
208 */
209static int eld_speaker_allocation_bits[] = {
210 [0] = FL | FR,
211 [1] = LFE,
212 [2] = FC,
213 [3] = RL | RR,
214 [4] = RC,
215 [5] = FLC | FRC,
216 [6] = RLC | RRC,
217 /* the following are not defined in ELD yet */
218 [7] = FLW | FRW,
219 [8] = FLH | FRH,
220 [9] = TC,
221 [10] = FCH,
222};
223
224struct cea_channel_speaker_allocation {
225 int ca_index;
226 int speakers[8];
227
228 /* derived values, just for convenience */
229 int channels;
230 int spk_mask;
231};
232
233/*
234 * ALSA sequence is:
235 *
236 * surround40 surround41 surround50 surround51 surround71
237 * ch0 front left = = = =
238 * ch1 front right = = = =
239 * ch2 rear left = = = =
240 * ch3 rear right = = = =
241 * ch4 LFE center center center
242 * ch5 LFE LFE
243 * ch6 side left
244 * ch7 side right
245 *
246 * surround71 = {FL, FR, RLC, RRC, FC, LFE, RL, RR}
247 */
248static int hdmi_channel_mapping[0x32][8] = {
249 /* stereo */
250 [0x00] = { 0x00, 0x11, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
251 /* 2.1 */
252 [0x01] = { 0x00, 0x11, 0x22, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
253 /* Dolby Surround */
254 [0x02] = { 0x00, 0x11, 0x23, 0xf2, 0xf4, 0xf5, 0xf6, 0xf7 },
255 /* surround40 */
256 [0x08] = { 0x00, 0x11, 0x24, 0x35, 0xf3, 0xf2, 0xf6, 0xf7 },
257 /* 4ch */
258 [0x03] = { 0x00, 0x11, 0x23, 0x32, 0x44, 0xf5, 0xf6, 0xf7 },
259 /* surround41 */
9396d317 260 [0x09] = { 0x00, 0x11, 0x24, 0x35, 0x42, 0xf3, 0xf6, 0xf7 },
079d88cc
WF		 261 /* surround50 */
262 [0x0a] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0xf2, 0xf6, 0xf7 },
263 /* surround51 */
264 [0x0b] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0x52, 0xf6, 0xf7 },
265 /* 7.1 */
266 [0x13] = { 0x00, 0x11, 0x26, 0x37, 0x43, 0x52, 0x64, 0x75 },
267};
268
269/*
270 * This is an ordered list!
271 *
272 * The preceding ones have better chances to be selected by
53d7d69d 273 * hdmi_channel_allocation().
079d88cc
WF		 274 */
275static struct cea_channel_speaker_allocation channel_allocations[] = {
276/* channel: 7 6 5 4 3 2 1 0 */
277{ .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
278 /* 2.1 */
279{ .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
280 /* Dolby Surround */
281{ .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
282 /* surround40 */
283{ .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
284 /* surround41 */
285{ .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
286 /* surround50 */
287{ .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
288 /* surround51 */
289{ .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
290 /* 6.1 */
291{ .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
292 /* surround71 */
293{ .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
294
295{ .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
296{ .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
297{ .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
298{ .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
299{ .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
300{ .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
301{ .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
302{ .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
303{ .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
304{ .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
305{ .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
306{ .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
307{ .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
308{ .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
309{ .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
310{ .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
311{ .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
312{ .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
313{ .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
314{ .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
315{ .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
316{ .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
317{ .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
318{ .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
319{ .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
320{ .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
321{ .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
322{ .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
323{ .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
324{ .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
325{ .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
326{ .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
327{ .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
328{ .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
329{ .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
330{ .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
331{ .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
332{ .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
333{ .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
334{ .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
335{ .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
336};
337
338
339/*
340 * HDMI routines
341 */
342
bce0d2a8
TI		 343#define get_pin(spec, idx) \
344 ((struct hdmi_spec_per_pin *)snd_array_elem(&spec->pins, idx))
345#define get_cvt(spec, idx) \
346 ((struct hdmi_spec_per_cvt *)snd_array_elem(&spec->cvts, idx))
347#define get_pcm_rec(spec, idx) \
348 ((struct hda_pcm *)snd_array_elem(&spec->pcm_rec, idx))
349
384a48d7 350static int pin_nid_to_pin_index(struct hdmi_spec *spec, hda_nid_t pin_nid)
079d88cc 351{
384a48d7 352 int pin_idx;
079d88cc 353
384a48d7 354 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
bce0d2a8 355 if (get_pin(spec, pin_idx)->pin_nid == pin_nid)
384a48d7 356 return pin_idx;
079d88cc 357
384a48d7
SW		 358 snd_printk(KERN_WARNING "HDMI: pin nid %d not registered\n", pin_nid);
359 return -EINVAL;
360}
361
362static int hinfo_to_pin_index(struct hdmi_spec *spec,
363 struct hda_pcm_stream *hinfo)
364{
365 int pin_idx;
366
367 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
bce0d2a8 368 if (get_pcm_rec(spec, pin_idx)->stream == hinfo)
384a48d7
SW		 369 return pin_idx;
370
371 snd_printk(KERN_WARNING "HDMI: hinfo %p not registered\n", hinfo);
372 return -EINVAL;
373}
374
375static int cvt_nid_to_cvt_index(struct hdmi_spec *spec, hda_nid_t cvt_nid)
376{
377 int cvt_idx;
378
379 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++)
bce0d2a8 380 if (get_cvt(spec, cvt_idx)->cvt_nid == cvt_nid)
384a48d7
SW		 381 return cvt_idx;
382
383 snd_printk(KERN_WARNING "HDMI: cvt nid %d not registered\n", cvt_nid);
079d88cc
WF		 384 return -EINVAL;
385}
386
14bc52b8
PLB		 387static int hdmi_eld_ctl_info(struct snd_kcontrol *kcontrol,
388 struct snd_ctl_elem_info *uinfo)
389{
390 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9 391 struct hdmi_spec *spec = codec->spec;
a4e9a38b 392 struct hdmi_spec_per_pin *per_pin;
68e03de9 393 struct hdmi_eld *eld;
14bc52b8
PLB		 394 int pin_idx;
395
14bc52b8
PLB		 396 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
397
398 pin_idx = kcontrol->private_value;
a4e9a38b
TI		 399 per_pin = get_pin(spec, pin_idx);
400 eld = &per_pin->sink_eld;
68e03de9 401
a4e9a38b 402 mutex_lock(&per_pin->lock);
68e03de9 403 uinfo->count = eld->eld_valid ? eld->eld_size : 0;
a4e9a38b 404 mutex_unlock(&per_pin->lock);
14bc52b8
PLB		 405
406 return 0;
407}
408
409static int hdmi_eld_ctl_get(struct snd_kcontrol *kcontrol,
410 struct snd_ctl_elem_value *ucontrol)
411{
412 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
68e03de9 413 struct hdmi_spec *spec = codec->spec;
a4e9a38b 414 struct hdmi_spec_per_pin *per_pin;
68e03de9 415 struct hdmi_eld *eld;
14bc52b8
PLB		 416 int pin_idx;
417
14bc52b8 418 pin_idx = kcontrol->private_value;
a4e9a38b
TI		 419 per_pin = get_pin(spec, pin_idx);
420 eld = &per_pin->sink_eld;
68e03de9 421
a4e9a38b 422 mutex_lock(&per_pin->lock);
68e03de9 423 if (eld->eld_size > ARRAY_SIZE(ucontrol->value.bytes.data)) {
a4e9a38b 424 mutex_unlock(&per_pin->lock);
68e03de9
DH		 425 snd_BUG();
426 return -EINVAL;
427 }
428
429 memset(ucontrol->value.bytes.data, 0,
430 ARRAY_SIZE(ucontrol->value.bytes.data));
431 if (eld->eld_valid)
432 memcpy(ucontrol->value.bytes.data, eld->eld_buffer,
433 eld->eld_size);
a4e9a38b 434 mutex_unlock(&per_pin->lock);
14bc52b8
PLB		 435
436 return 0;
437}
438
439static struct snd_kcontrol_new eld_bytes_ctl = {
440 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
441 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
442 .name = "ELD",
443 .info = hdmi_eld_ctl_info,
444 .get = hdmi_eld_ctl_get,
445};
446
447static int hdmi_create_eld_ctl(struct hda_codec *codec, int pin_idx,
448 int device)
449{
450 struct snd_kcontrol *kctl;
451 struct hdmi_spec *spec = codec->spec;
452 int err;
453
454 kctl = snd_ctl_new1(&eld_bytes_ctl, codec);
455 if (!kctl)
456 return -ENOMEM;
457 kctl->private_value = pin_idx;
458 kctl->id.device = device;
459
bce0d2a8 460 err = snd_hda_ctl_add(codec, get_pin(spec, pin_idx)->pin_nid, kctl);
14bc52b8
PLB		 461 if (err < 0)
462 return err;
463
bce0d2a8 464 get_pin(spec, pin_idx)->eld_ctl = kctl;
14bc52b8
PLB		 465 return 0;
466}
467
079d88cc
WF		 468#ifdef BE_PARANOID
469static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
470 int *packet_index, int *byte_index)
471{
472 int val;
473
474 val = snd_hda_codec_read(codec, pin_nid, 0,
475 AC_VERB_GET_HDMI_DIP_INDEX, 0);
476
477 *packet_index = val >> 5;
478 *byte_index = val & 0x1f;
479}
480#endif
481
482static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
483 int packet_index, int byte_index)
484{
485 int val;
486
487 val = (packet_index << 5) | (byte_index & 0x1f);
488
489 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
490}
491
492static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
493 unsigned char val)
494{
495 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
496}
497
384a48d7 498static void hdmi_init_pin(struct hda_codec *codec, hda_nid_t pin_nid)
079d88cc
WF		 499{
500 /* Unmute */
501 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
502 snd_hda_codec_write(codec, pin_nid, 0,
503 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
6169b673
TI		 504 /* Enable pin out: some machines with GM965 gets broken output when
505 * the pin is disabled or changed while using with HDMI
506 */
079d88cc 507 snd_hda_codec_write(codec, pin_nid, 0,
6169b673 508 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
079d88cc
WF		 509}
510
384a48d7 511static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t cvt_nid)
079d88cc 512{
384a48d7 513 return 1 + snd_hda_codec_read(codec, cvt_nid, 0,
079d88cc
WF		 514 AC_VERB_GET_CVT_CHAN_COUNT, 0);
515}
516
517static void hdmi_set_channel_count(struct hda_codec *codec,
384a48d7 518 hda_nid_t cvt_nid, int chs)
079d88cc 519{
384a48d7
SW		 520 if (chs != hdmi_get_channel_count(codec, cvt_nid))
521 snd_hda_codec_write(codec, cvt_nid, 0,
079d88cc
WF		 522 AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
523}
524
a4e9a38b
TI		 525/*
526 * ELD proc files
527 */
528
529#ifdef CONFIG_PROC_FS
530static void print_eld_info(struct snd_info_entry *entry,
531 struct snd_info_buffer *buffer)
532{
533 struct hdmi_spec_per_pin *per_pin = entry->private_data;
534
535 mutex_lock(&per_pin->lock);
536 snd_hdmi_print_eld_info(&per_pin->sink_eld, buffer);
537 mutex_unlock(&per_pin->lock);
538}
539
540static void write_eld_info(struct snd_info_entry *entry,
541 struct snd_info_buffer *buffer)
542{
543 struct hdmi_spec_per_pin *per_pin = entry->private_data;
544
545 mutex_lock(&per_pin->lock);
546 snd_hdmi_write_eld_info(&per_pin->sink_eld, buffer);
547 mutex_unlock(&per_pin->lock);
548}
549
550static int eld_proc_new(struct hdmi_spec_per_pin *per_pin, int index)
551{
552 char name[32];
553 struct hda_codec *codec = per_pin->codec;
554 struct snd_info_entry *entry;
555 int err;
556
557 snprintf(name, sizeof(name), "eld#%d.%d", codec->addr, index);
558 err = snd_card_proc_new(codec->bus->card, name, &entry);
559 if (err < 0)
560 return err;
561
562 snd_info_set_text_ops(entry, per_pin, print_eld_info);
563 entry->c.text.write = write_eld_info;
564 entry->mode |= S_IWUSR;
565 per_pin->proc_entry = entry;
566
567 return 0;
568}
569
570static void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
571{
572 if (!per_pin->codec->bus->shutdown && per_pin->proc_entry) {
573 snd_device_free(per_pin->codec->bus->card, per_pin->proc_entry);
574 per_pin->proc_entry = NULL;
575 }
576}
577#else
b55447a7
TI		 578static inline int eld_proc_new(struct hdmi_spec_per_pin *per_pin,
579 int index)
a4e9a38b
TI		 580{
581 return 0;
582}
b55447a7 583static inline void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
a4e9a38b
TI		 584{
585}
586#endif
079d88cc
WF		 587
588/*
589 * Channel mapping routines
590 */
591
592/*
593 * Compute derived values in channel_allocations[].
594 */
595static void init_channel_allocations(void)
596{
597 int i, j;
598 struct cea_channel_speaker_allocation *p;
599
600 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
601 p = channel_allocations + i;
602 p->channels = 0;
603 p->spk_mask = 0;
604 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
605 if (p->speakers[j]) {
606 p->channels++;
607 p->spk_mask |= p->speakers[j];
608 }
609 }
610}
611
72357c78
WX		 612static int get_channel_allocation_order(int ca)
613{
614 int i;
615
616 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
617 if (channel_allocations[i].ca_index == ca)
618 break;
619 }
620 return i;
621}
622
079d88cc
WF		 623/*
624 * The transformation takes two steps:
625 *
626 * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
627 * spk_mask => (channel_allocations[]) => ai->CA
628 *
629 * TODO: it could select the wrong CA from multiple candidates.
630*/
384a48d7 631static int hdmi_channel_allocation(struct hdmi_eld *eld, int channels)
079d88cc 632{
079d88cc 633 int i;
53d7d69d 634 int ca = 0;
079d88cc 635 int spk_mask = 0;
079d88cc
WF		 636 char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
637
638 /*
639 * CA defaults to 0 for basic stereo audio
640 */
641 if (channels <= 2)
642 return 0;
643
079d88cc
WF		 644 /*
645 * expand ELD's speaker allocation mask
646 *
647 * ELD tells the speaker mask in a compact(paired) form,
648 * expand ELD's notions to match the ones used by Audio InfoFrame.
649 */
650 for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
1613d6b4 651 if (eld->info.spk_alloc & (1 << i))
079d88cc
WF		 652 spk_mask |= eld_speaker_allocation_bits[i];
653 }
654
655 /* search for the first working match in the CA table */
656 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
657 if (channels == channel_allocations[i].channels &&
658 (spk_mask & channel_allocations[i].spk_mask) ==
659 channel_allocations[i].spk_mask) {
53d7d69d 660 ca = channel_allocations[i].ca_index;
079d88cc
WF		 661 break;
662 }
663 }
664
18e39186
AH		 665 if (!ca) {
666 /* if there was no match, select the regular ALSA channel
667 * allocation with the matching number of channels */
668 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
669 if (channels == channel_allocations[i].channels) {
670 ca = channel_allocations[i].ca_index;
671 break;
672 }
673 }
674 }
675
1613d6b4 676 snd_print_channel_allocation(eld->info.spk_alloc, buf, sizeof(buf));
2abbf439 677 snd_printdd("HDMI: select CA 0x%x for %d-channel allocation: %s\n",
53d7d69d 678 ca, channels, buf);
079d88cc 679
53d7d69d 680 return ca;
079d88cc
WF		 681}
682
683static void hdmi_debug_channel_mapping(struct hda_codec *codec,
684 hda_nid_t pin_nid)
685{
686#ifdef CONFIG_SND_DEBUG_VERBOSE
307229d2 687 struct hdmi_spec *spec = codec->spec;
079d88cc 688 int i;
307229d2 689 int channel;
079d88cc
WF		 690
691 for (i = 0; i < 8; i++) {
307229d2 692 channel = spec->ops.pin_get_slot_channel(codec, pin_nid, i);
079d88cc 693 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
307229d2 694 channel, i);
079d88cc
WF		 695 }
696#endif
697}
698
d45e6889 699static void hdmi_std_setup_channel_mapping(struct hda_codec *codec,
079d88cc 700 hda_nid_t pin_nid,
433968da 701 bool non_pcm,
53d7d69d 702 int ca)
079d88cc 703{
307229d2 704 struct hdmi_spec *spec = codec->spec;
90f28002 705 struct cea_channel_speaker_allocation *ch_alloc;
079d88cc 706 int i;
079d88cc 707 int err;
72357c78 708 int order;
433968da 709 int non_pcm_mapping[8];
079d88cc 710
72357c78 711 order = get_channel_allocation_order(ca);
90f28002 712 ch_alloc = &channel_allocations[order];
433968da 713
079d88cc 714 if (hdmi_channel_mapping[ca][1] == 0) {
90f28002
AH		 715 int hdmi_slot = 0;
716 /* fill actual channel mappings in ALSA channel (i) order */
717 for (i = 0; i < ch_alloc->channels; i++) {
718 while (!ch_alloc->speakers[7 - hdmi_slot] && !WARN_ON(hdmi_slot >= 8))
719 hdmi_slot++; /* skip zero slots */
720
721 hdmi_channel_mapping[ca][i] = (i << 4) | hdmi_slot++;
722 }
723 /* fill the rest of the slots with ALSA channel 0xf */
724 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++)
725 if (!ch_alloc->speakers[7 - hdmi_slot])
726 hdmi_channel_mapping[ca][i++] = (0xf << 4) | hdmi_slot;
079d88cc
WF		 727 }
728
433968da 729 if (non_pcm) {
90f28002 730 for (i = 0; i < ch_alloc->channels; i++)
11f7c52d 731 non_pcm_mapping[i] = (i << 4) | i;
433968da 732 for (; i < 8; i++)
11f7c52d 733 non_pcm_mapping[i] = (0xf << 4) | i;
433968da
WX		 734 }
735
079d88cc 736 for (i = 0; i < 8; i++) {
307229d2
AH		 737 int slotsetup = non_pcm ? non_pcm_mapping[i] : hdmi_channel_mapping[ca][i];
738 int hdmi_slot = slotsetup & 0x0f;
739 int channel = (slotsetup & 0xf0) >> 4;
740 err = spec->ops.pin_set_slot_channel(codec, pin_nid, hdmi_slot, channel);
079d88cc 741 if (err) {
2abbf439
WF		 742 snd_printdd(KERN_NOTICE
743 "HDMI: channel mapping failed\n");
079d88cc
WF		 744 break;
745 }
746 }
079d88cc
WF		 747}
748
d45e6889
TI		 749struct channel_map_table {
750 unsigned char map; /* ALSA API channel map position */
d45e6889
TI		 751 int spk_mask; /* speaker position bit mask */
752};
753
754static struct channel_map_table map_tables[] = {
a5b7d510
AH		 755 { SNDRV_CHMAP_FL, FL },
756 { SNDRV_CHMAP_FR, FR },
757 { SNDRV_CHMAP_RL, RL },
758 { SNDRV_CHMAP_RR, RR },
759 { SNDRV_CHMAP_LFE, LFE },
760 { SNDRV_CHMAP_FC, FC },
761 { SNDRV_CHMAP_RLC, RLC },
762 { SNDRV_CHMAP_RRC, RRC },
763 { SNDRV_CHMAP_RC, RC },
764 { SNDRV_CHMAP_FLC, FLC },
765 { SNDRV_CHMAP_FRC, FRC },
94908a39
AH		 766 { SNDRV_CHMAP_TFL, FLH },
767 { SNDRV_CHMAP_TFR, FRH },
a5b7d510
AH		 768 { SNDRV_CHMAP_FLW, FLW },
769 { SNDRV_CHMAP_FRW, FRW },
770 { SNDRV_CHMAP_TC, TC },
94908a39 771 { SNDRV_CHMAP_TFC, FCH },
d45e6889
TI		 772 {} /* terminator */
773};
774
775/* from ALSA API channel position to speaker bit mask */
776static int to_spk_mask(unsigned char c)
777{
778 struct channel_map_table *t = map_tables;
779 for (; t->map; t++) {
780 if (t->map == c)
781 return t->spk_mask;
782 }
783 return 0;
784}
785
786/* from ALSA API channel position to CEA slot */
a5b7d510 787static int to_cea_slot(int ordered_ca, unsigned char pos)
d45e6889 788{
a5b7d510
AH		 789 int mask = to_spk_mask(pos);
790 int i;
d45e6889 791
a5b7d510
AH		 792 if (mask) {
793 for (i = 0; i < 8; i++) {
794 if (channel_allocations[ordered_ca].speakers[7 - i] == mask)
795 return i;
796 }
d45e6889 797 }
a5b7d510
AH		 798
799 return -1;
d45e6889
TI		 800}
801
802/* from speaker bit mask to ALSA API channel position */
803static int spk_to_chmap(int spk)
804{
805 struct channel_map_table *t = map_tables;
806 for (; t->map; t++) {
807 if (t->spk_mask == spk)
808 return t->map;
809 }
810 return 0;
811}
812
a5b7d510
AH		 813/* from CEA slot to ALSA API channel position */
814static int from_cea_slot(int ordered_ca, unsigned char slot)
815{
816 int mask = channel_allocations[ordered_ca].speakers[7 - slot];
817
818 return spk_to_chmap(mask);
819}
820
d45e6889
TI		 821/* get the CA index corresponding to the given ALSA API channel map */
822static int hdmi_manual_channel_allocation(int chs, unsigned char *map)
823{
824 int i, spks = 0, spk_mask = 0;
825
826 for (i = 0; i < chs; i++) {
827 int mask = to_spk_mask(map[i]);
828 if (mask) {
829 spk_mask |= mask;
830 spks++;
831 }
832 }
833
834 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
835 if ((chs == channel_allocations[i].channels ||
836 spks == channel_allocations[i].channels) &&
837 (spk_mask & channel_allocations[i].spk_mask) ==
838 channel_allocations[i].spk_mask)
839 return channel_allocations[i].ca_index;
840 }
841 return -1;
842}
843
844/* set up the channel slots for the given ALSA API channel map */
845static int hdmi_manual_setup_channel_mapping(struct hda_codec *codec,
846 hda_nid_t pin_nid,
a5b7d510
AH		 847 int chs, unsigned char *map,
848 int ca)
d45e6889 849{
307229d2 850 struct hdmi_spec *spec = codec->spec;
a5b7d510 851 int ordered_ca = get_channel_allocation_order(ca);
11f7c52d
AH		 852 int alsa_pos, hdmi_slot;
853 int assignments[8] = {[0 ... 7] = 0xf};
854
855 for (alsa_pos = 0; alsa_pos < chs; alsa_pos++) {
856
a5b7d510 857 hdmi_slot = to_cea_slot(ordered_ca, map[alsa_pos]);
11f7c52d
AH		 858
859 if (hdmi_slot < 0)
860 continue; /* unassigned channel */
861
862 assignments[hdmi_slot] = alsa_pos;
863 }
864
865 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++) {
307229d2 866 int err;
11f7c52d 867
307229d2
AH		 868 err = spec->ops.pin_set_slot_channel(codec, pin_nid, hdmi_slot,
869 assignments[hdmi_slot]);
d45e6889
TI		 870 if (err)
871 return -EINVAL;
872 }
873 return 0;
874}
875
876/* store ALSA API channel map from the current default map */
877static void hdmi_setup_fake_chmap(unsigned char *map, int ca)
878{
879 int i;
56cac413 880 int ordered_ca = get_channel_allocation_order(ca);
d45e6889 881 for (i = 0; i < 8; i++) {
56cac413 882 if (i < channel_allocations[ordered_ca].channels)
a5b7d510 883 map[i] = from_cea_slot(ordered_ca, hdmi_channel_mapping[ca][i] & 0x0f);
d45e6889
TI		 884 else
885 map[i] = 0;
886 }
887}
888
889static void hdmi_setup_channel_mapping(struct hda_codec *codec,
890 hda_nid_t pin_nid, bool non_pcm, int ca,
20608731
AH		 891 int channels, unsigned char *map,
892 bool chmap_set)
d45e6889 893{
20608731 894 if (!non_pcm && chmap_set) {
d45e6889 895 hdmi_manual_setup_channel_mapping(codec, pin_nid,
a5b7d510 896 channels, map, ca);
d45e6889
TI		 897 } else {
898 hdmi_std_setup_channel_mapping(codec, pin_nid, non_pcm, ca);
899 hdmi_setup_fake_chmap(map, ca);
900 }
980b2495
AH		 901
902 hdmi_debug_channel_mapping(codec, pin_nid);
d45e6889 903}
079d88cc 904
307229d2
AH		 905static int hdmi_pin_set_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
906 int asp_slot, int channel)
907{
908 return snd_hda_codec_write(codec, pin_nid, 0,
909 AC_VERB_SET_HDMI_CHAN_SLOT,
910 (channel << 4) | asp_slot);
911}
912
913static int hdmi_pin_get_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
914 int asp_slot)
915{
916 return (snd_hda_codec_read(codec, pin_nid, 0,
917 AC_VERB_GET_HDMI_CHAN_SLOT,
918 asp_slot) & 0xf0) >> 4;
919}
920
079d88cc
WF		 921/*
922 * Audio InfoFrame routines
923 */
924
925/*
926 * Enable Audio InfoFrame Transmission
927 */
928static void hdmi_start_infoframe_trans(struct hda_codec *codec,
929 hda_nid_t pin_nid)
930{
931 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
932 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
933 AC_DIPXMIT_BEST);
934}
935
936/*
937 * Disable Audio InfoFrame Transmission
938 */
939static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
940 hda_nid_t pin_nid)
941{
942 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
943 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
944 AC_DIPXMIT_DISABLE);
945}
946
947static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
948{
949#ifdef CONFIG_SND_DEBUG_VERBOSE
950 int i;
951 int size;
952
953 size = snd_hdmi_get_eld_size(codec, pin_nid);
954 printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
955
956 for (i = 0; i < 8; i++) {
957 size = snd_hda_codec_read(codec, pin_nid, 0,
958 AC_VERB_GET_HDMI_DIP_SIZE, i);
959 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
960 }
961#endif
962}
963
964static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
965{
966#ifdef BE_PARANOID
967 int i, j;
968 int size;
969 int pi, bi;
970 for (i = 0; i < 8; i++) {
971 size = snd_hda_codec_read(codec, pin_nid, 0,
972 AC_VERB_GET_HDMI_DIP_SIZE, i);
973 if (size == 0)
974 continue;
975
976 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
977 for (j = 1; j < 1000; j++) {
978 hdmi_write_dip_byte(codec, pin_nid, 0x0);
979 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
980 if (pi != i)
981 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
982 bi, pi, i);
983 if (bi == 0) /* byte index wrapped around */
984 break;
985 }
986 snd_printd(KERN_INFO
987 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
988 i, size, j);
989 }
990#endif
991}
992
53d7d69d 993static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
079d88cc 994{
53d7d69d 995 u8 *bytes = (u8 *)hdmi_ai;
079d88cc
WF		 996 u8 sum = 0;
997 int i;
998
53d7d69d 999 hdmi_ai->checksum = 0;
079d88cc 1000
53d7d69d 1001 for (i = 0; i < sizeof(*hdmi_ai); i++)
079d88cc
WF		 1002 sum += bytes[i];
1003
53d7d69d 1004 hdmi_ai->checksum = -sum;
079d88cc
WF		 1005}
1006
1007static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
1008 hda_nid_t pin_nid,
53d7d69d 1009 u8 *dip, int size)
079d88cc 1010{
079d88cc
WF		 1011 int i;
1012
1013 hdmi_debug_dip_size(codec, pin_nid);
1014 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
1015
079d88cc 1016 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d
WF		 1017 for (i = 0; i < size; i++)
1018 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
079d88cc
WF		 1019}
1020
1021static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
53d7d69d 1022 u8 *dip, int size)
079d88cc 1023{
079d88cc
WF		 1024 u8 val;
1025 int i;
1026
1027 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
1028 != AC_DIPXMIT_BEST)
1029 return false;
1030
1031 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d 1032 for (i = 0; i < size; i++) {
079d88cc
WF		 1033 val = snd_hda_codec_read(codec, pin_nid, 0,
1034 AC_VERB_GET_HDMI_DIP_DATA, 0);
53d7d69d 1035 if (val != dip[i])
079d88cc
WF		 1036 return false;
1037 }
1038
1039 return true;
1040}
1041
307229d2
AH		 1042static void hdmi_pin_setup_infoframe(struct hda_codec *codec,
1043 hda_nid_t pin_nid,
1044 int ca, int active_channels,
1045 int conn_type)
1046{
1047 union audio_infoframe ai;
1048
1049 if (conn_type == 0) { /* HDMI */
1050 struct hdmi_audio_infoframe *hdmi_ai = &ai.hdmi;
1051
1052 hdmi_ai->type = 0x84;
1053 hdmi_ai->ver = 0x01;
1054 hdmi_ai->len = 0x0a;
1055 hdmi_ai->CC02_CT47 = active_channels - 1;
1056 hdmi_ai->CA = ca;
1057 hdmi_checksum_audio_infoframe(hdmi_ai);
1058 } else if (conn_type == 1) { /* DisplayPort */
1059 struct dp_audio_infoframe *dp_ai = &ai.dp;
1060
1061 dp_ai->type = 0x84;
1062 dp_ai->len = 0x1b;
1063 dp_ai->ver = 0x11 << 2;
1064 dp_ai->CC02_CT47 = active_channels - 1;
1065 dp_ai->CA = ca;
1066 } else {
1067 snd_printd("HDMI: unknown connection type at pin %d\n",
1068 pin_nid);
1069 return;
1070 }
1071
1072 /*
1073 * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
1074 * sizeof(*dp_ai) to avoid partial match/update problems when
1075 * the user switches between HDMI/DP monitors.
1076 */
1077 if (!hdmi_infoframe_uptodate(codec, pin_nid, ai.bytes,
1078 sizeof(ai))) {
1079 snd_printdd("hdmi_pin_setup_infoframe: "
1080 "pin=%d channels=%d ca=0x%02x\n",
1081 pin_nid,
1082 active_channels, ca);
1083 hdmi_stop_infoframe_trans(codec, pin_nid);
1084 hdmi_fill_audio_infoframe(codec, pin_nid,
1085 ai.bytes, sizeof(ai));
1086 hdmi_start_infoframe_trans(codec, pin_nid);
1087 }
1088}
1089
b054087d
TI		 1090static void hdmi_setup_audio_infoframe(struct hda_codec *codec,
1091 struct hdmi_spec_per_pin *per_pin,
1092 bool non_pcm)
079d88cc 1093{
307229d2 1094 struct hdmi_spec *spec = codec->spec;
384a48d7 1095 hda_nid_t pin_nid = per_pin->pin_nid;
b054087d 1096 int channels = per_pin->channels;
1df5a06a 1097 int active_channels;
384a48d7 1098 struct hdmi_eld *eld;
1df5a06a 1099 int ca, ordered_ca;
079d88cc 1100
b054087d
TI		 1101 if (!channels)
1102 return;
1103
58f7d28d
ML		 1104 if (is_haswell(codec))
1105 snd_hda_codec_write(codec, pin_nid, 0,
1106 AC_VERB_SET_AMP_GAIN_MUTE,
1107 AMP_OUT_UNMUTE);
1108
bce0d2a8 1109 eld = &per_pin->sink_eld;
384a48d7
SW		 1110 if (!eld->monitor_present)
1111 return;
079d88cc 1112
d45e6889
TI		 1113 if (!non_pcm && per_pin->chmap_set)
1114 ca = hdmi_manual_channel_allocation(channels, per_pin->chmap);
1115 else
1116 ca = hdmi_channel_allocation(eld, channels);
1117 if (ca < 0)
1118 ca = 0;
384a48d7 1119
1df5a06a
AH		 1120 ordered_ca = get_channel_allocation_order(ca);
1121 active_channels = channel_allocations[ordered_ca].channels;
1122
1123 hdmi_set_channel_count(codec, per_pin->cvt_nid, active_channels);
1124
39edac70
AH		 1125 /*
1126 * always configure channel mapping, it may have been changed by the
1127 * user in the meantime
1128 */
1129 hdmi_setup_channel_mapping(codec, pin_nid, non_pcm, ca,
1130 channels, per_pin->chmap,
1131 per_pin->chmap_set);
1132
307229d2
AH		 1133 spec->ops.pin_setup_infoframe(codec, pin_nid, ca, active_channels,
1134 eld->info.conn_type);
433968da 1135
1a6003b5 1136 per_pin->non_pcm = non_pcm;
079d88cc
WF		 1137}
1138
079d88cc
WF		 1139/*
1140 * Unsolicited events
1141 */
1142
efe47108 1143static bool hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll);
38faddb1 1144
20ce9029 1145static void jack_callback(struct hda_codec *codec, struct hda_jack_tbl *jack)
079d88cc
WF		 1146{
1147 struct hdmi_spec *spec = codec->spec;
20ce9029
DH		 1148 int pin_idx = pin_nid_to_pin_index(spec, jack->nid);
1149 if (pin_idx < 0)
1150 return;
1151
1152 if (hdmi_present_sense(get_pin(spec, pin_idx), 1))
1153 snd_hda_jack_report_sync(codec);
1154}
1155
1156static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
1157{
3a93897e 1158 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
3a93897e 1159 struct hda_jack_tbl *jack;
2e59e5ab 1160 int dev_entry = (res & AC_UNSOL_RES_DE) >> AC_UNSOL_RES_DE_SHIFT;
3a93897e
TI		 1161
1162 jack = snd_hda_jack_tbl_get_from_tag(codec, tag);
1163 if (!jack)
1164 return;
3a93897e 1165 jack->jack_dirty = 1;
079d88cc 1166
fae3d88a 1167 _snd_printd(SND_PR_VERBOSE,
2e59e5ab 1168 "HDMI hot plug event: Codec=%d Pin=%d Device=%d Inactive=%d Presence_Detect=%d ELD_Valid=%d\n",
20ce9029 1169 codec->addr, jack->nid, dev_entry, !!(res & AC_UNSOL_RES_IA),
fae3d88a 1170 !!(res & AC_UNSOL_RES_PD), !!(res & AC_UNSOL_RES_ELDV));
079d88cc 1171
20ce9029 1172 jack_callback(codec, jack);
079d88cc
WF		 1173}
1174
1175static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
1176{
1177 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1178 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1179 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
1180 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
1181
1182 printk(KERN_INFO
e9ea8e8f 1183 "HDMI CP event: CODEC=%d TAG=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
384a48d7 1184 codec->addr,
079d88cc
WF		 1185 tag,
1186 subtag,
1187 cp_state,
1188 cp_ready);
1189
1190 /* TODO */
1191 if (cp_state)
1192 ;
1193 if (cp_ready)
1194 ;
1195}
1196
1197
1198static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
1199{
079d88cc
WF		 1200 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1201 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1202
3a93897e 1203 if (!snd_hda_jack_tbl_get_from_tag(codec, tag)) {
079d88cc
WF		 1204 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
1205 return;
1206 }
1207
1208 if (subtag == 0)
1209 hdmi_intrinsic_event(codec, res);
1210 else
1211 hdmi_non_intrinsic_event(codec, res);
1212}
1213
58f7d28d 1214static void haswell_verify_D0(struct hda_codec *codec,
53b434f0 1215 hda_nid_t cvt_nid, hda_nid_t nid)
83f26ad2 1216{
58f7d28d 1217 int pwr;
83f26ad2 1218
53b434f0
WX		 1219 /* For Haswell, the converter 1/2 may keep in D3 state after bootup,
1220 * thus pins could only choose converter 0 for use. Make sure the
1221 * converters are in correct power state */
fd678cac 1222 if (!snd_hda_check_power_state(codec, cvt_nid, AC_PWRST_D0))
53b434f0
WX		 1223 snd_hda_codec_write(codec, cvt_nid, 0, AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
1224
fd678cac 1225 if (!snd_hda_check_power_state(codec, nid, AC_PWRST_D0)) {
83f26ad2
DH		 1226 snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_POWER_STATE,
1227 AC_PWRST_D0);
1228 msleep(40);
1229 pwr = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_POWER_STATE, 0);
1230 pwr = (pwr & AC_PWRST_ACTUAL) >> AC_PWRST_ACTUAL_SHIFT;
1231 snd_printd("Haswell HDMI audio: Power for pin 0x%x is now D%d\n", nid, pwr);
1232 }
83f26ad2
DH		 1233}
1234
079d88cc
WF		 1235/*
1236 * Callbacks
1237 */
1238
92f10b3f
TI		 1239/* HBR should be Non-PCM, 8 channels */
1240#define is_hbr_format(format) \
1241 ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
1242
307229d2
AH		 1243static int hdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
1244 bool hbr)
079d88cc 1245{
307229d2 1246 int pinctl, new_pinctl;
83f26ad2 1247
384a48d7
SW		 1248 if (snd_hda_query_pin_caps(codec, pin_nid) & AC_PINCAP_HBR) {
1249 pinctl = snd_hda_codec_read(codec, pin_nid, 0,
ea87d1c4
AH		 1250 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
1251
13122e6e
AH		 1252 if (pinctl < 0)
1253 return hbr ? -EINVAL : 0;
1254
ea87d1c4 1255 new_pinctl = pinctl & ~AC_PINCTL_EPT;
307229d2 1256 if (hbr)
ea87d1c4
AH		 1257 new_pinctl |= AC_PINCTL_EPT_HBR;
1258 else
1259 new_pinctl |= AC_PINCTL_EPT_NATIVE;
1260
307229d2 1261 snd_printdd("hdmi_pin_hbr_setup: "
ea87d1c4 1262 "NID=0x%x, %spinctl=0x%x\n",
384a48d7 1263 pin_nid,
ea87d1c4
AH		 1264 pinctl == new_pinctl ? "" : "new-",
1265 new_pinctl);
1266
1267 if (pinctl != new_pinctl)
384a48d7 1268 snd_hda_codec_write(codec, pin_nid, 0,
ea87d1c4
AH		 1269 AC_VERB_SET_PIN_WIDGET_CONTROL,
1270 new_pinctl);
307229d2
AH		 1271 } else if (hbr)
1272 return -EINVAL;
ea87d1c4 1273
307229d2
AH		 1274 return 0;
1275}
1276
1277static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
1278 hda_nid_t pin_nid, u32 stream_tag, int format)
1279{
1280 struct hdmi_spec *spec = codec->spec;
1281 int err;
1282
1283 if (is_haswell(codec))
1284 haswell_verify_D0(codec, cvt_nid, pin_nid);
1285
1286 err = spec->ops.pin_hbr_setup(codec, pin_nid, is_hbr_format(format));
1287
1288 if (err) {
ea87d1c4 1289 snd_printdd("hdmi_setup_stream: HBR is not supported\n");
307229d2 1290 return err;
ea87d1c4 1291 }
079d88cc 1292
384a48d7 1293 snd_hda_codec_setup_stream(codec, cvt_nid, stream_tag, 0, format);
ea87d1c4 1294 return 0;
079d88cc
WF		 1295}
1296
7ef166b8
WX		 1297static int hdmi_choose_cvt(struct hda_codec *codec,
1298 int pin_idx, int *cvt_id, int *mux_id)
bbbe3390
TI		 1299{
1300 struct hdmi_spec *spec = codec->spec;
384a48d7 1301 struct hdmi_spec_per_pin *per_pin;
384a48d7 1302 struct hdmi_spec_per_cvt *per_cvt = NULL;
7ef166b8 1303 int cvt_idx, mux_idx = 0;
bbbe3390 1304
bce0d2a8 1305 per_pin = get_pin(spec, pin_idx);
384a48d7
SW		 1306
1307 /* Dynamically assign converter to stream */
1308 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
bce0d2a8 1309 per_cvt = get_cvt(spec, cvt_idx);
bbbe3390 1310
384a48d7
SW		 1311 /* Must not already be assigned */
1312 if (per_cvt->assigned)
1313 continue;
1314 /* Must be in pin's mux's list of converters */
1315 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
1316 if (per_pin->mux_nids[mux_idx] == per_cvt->cvt_nid)
1317 break;
1318 /* Not in mux list */
1319 if (mux_idx == per_pin->num_mux_nids)
1320 continue;
1321 break;
1322 }
7ef166b8 1323
384a48d7
SW		 1324 /* No free converters */
1325 if (cvt_idx == spec->num_cvts)
1326 return -ENODEV;
1327
7ef166b8
WX		 1328 if (cvt_id)
1329 *cvt_id = cvt_idx;
1330 if (mux_id)
1331 *mux_id = mux_idx;
1332
1333 return 0;
1334}
1335
300016b9
ML		 1336/* Intel HDMI workaround to fix audio routing issue:
1337 * For some Intel display codecs, pins share the same connection list.
1338 * So a conveter can be selected by multiple pins and playback on any of these
1339 * pins will generate sound on the external display, because audio flows from
1340 * the same converter to the display pipeline. Also muting one pin may make
1341 * other pins have no sound output.
1342 * So this function assures that an assigned converter for a pin is not selected
1343 * by any other pins.
1344 */
1345static void intel_not_share_assigned_cvt(struct hda_codec *codec,
f82d7d16 1346 hda_nid_t pin_nid, int mux_idx)
7ef166b8
WX		 1347{
1348 struct hdmi_spec *spec = codec->spec;
f82d7d16
ML		 1349 hda_nid_t nid, end_nid;
1350 int cvt_idx, curr;
1351 struct hdmi_spec_per_cvt *per_cvt;
7ef166b8 1352
f82d7d16
ML		 1353 /* configure all pins, including "no physical connection" ones */
1354 end_nid = codec->start_nid + codec->num_nodes;
1355 for (nid = codec->start_nid; nid < end_nid; nid++) {
1356 unsigned int wid_caps = get_wcaps(codec, nid);
1357 unsigned int wid_type = get_wcaps_type(wid_caps);
1358
1359 if (wid_type != AC_WID_PIN)
1360 continue;
7ef166b8 1361
f82d7d16 1362 if (nid == pin_nid)
7ef166b8
WX		 1363 continue;
1364
f82d7d16 1365 curr = snd_hda_codec_read(codec, nid, 0,
7ef166b8 1366 AC_VERB_GET_CONNECT_SEL, 0);
f82d7d16
ML		 1367 if (curr != mux_idx)
1368 continue;
7ef166b8 1369
f82d7d16
ML		 1370 /* choose an unassigned converter. The conveters in the
1371 * connection list are in the same order as in the codec.
1372 */
1373 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
1374 per_cvt = get_cvt(spec, cvt_idx);
1375 if (!per_cvt->assigned) {
1376 snd_printdd("choose cvt %d for pin nid %d\n",
1377 cvt_idx, nid);
1378 snd_hda_codec_write_cache(codec, nid, 0,
7ef166b8 1379 AC_VERB_SET_CONNECT_SEL,
f82d7d16
ML		 1380 cvt_idx);
1381 break;
1382 }
7ef166b8
WX		 1383 }
1384 }
1385}
1386
1387/*
1388 * HDA PCM callbacks
1389 */
1390static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
1391 struct hda_codec *codec,
1392 struct snd_pcm_substream *substream)
1393{
1394 struct hdmi_spec *spec = codec->spec;
1395 struct snd_pcm_runtime *runtime = substream->runtime;
1396 int pin_idx, cvt_idx, mux_idx = 0;
1397 struct hdmi_spec_per_pin *per_pin;
1398 struct hdmi_eld *eld;
1399 struct hdmi_spec_per_cvt *per_cvt = NULL;
1400 int err;
1401
1402 /* Validate hinfo */
1403 pin_idx = hinfo_to_pin_index(spec, hinfo);
1404 if (snd_BUG_ON(pin_idx < 0))
1405 return -EINVAL;
1406 per_pin = get_pin(spec, pin_idx);
1407 eld = &per_pin->sink_eld;
1408
1409 err = hdmi_choose_cvt(codec, pin_idx, &cvt_idx, &mux_idx);
1410 if (err < 0)
1411 return err;
1412
1413 per_cvt = get_cvt(spec, cvt_idx);
384a48d7
SW		 1414 /* Claim converter */
1415 per_cvt->assigned = 1;
1df5a06a 1416 per_pin->cvt_nid = per_cvt->cvt_nid;
384a48d7
SW		 1417 hinfo->nid = per_cvt->cvt_nid;
1418
bddee96b 1419 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
384a48d7
SW		 1420 AC_VERB_SET_CONNECT_SEL,
1421 mux_idx);
7ef166b8
WX		 1422
1423 /* configure unused pins to choose other converters */
02383854 1424 if (is_haswell(codec) || is_valleyview(codec))
300016b9 1425 intel_not_share_assigned_cvt(codec, per_pin->pin_nid, mux_idx);
7ef166b8 1426
384a48d7 1427 snd_hda_spdif_ctls_assign(codec, pin_idx, per_cvt->cvt_nid);
bbbe3390 1428
2def8172 1429 /* Initially set the converter's capabilities */
384a48d7
SW		 1430 hinfo->channels_min = per_cvt->channels_min;
1431 hinfo->channels_max = per_cvt->channels_max;
1432 hinfo->rates = per_cvt->rates;
1433 hinfo->formats = per_cvt->formats;
1434 hinfo->maxbps = per_cvt->maxbps;
2def8172 1435
384a48d7 1436 /* Restrict capabilities by ELD if this isn't disabled */
c3d52105 1437 if (!static_hdmi_pcm && eld->eld_valid) {
1613d6b4 1438 snd_hdmi_eld_update_pcm_info(&eld->info, hinfo);
bbbe3390 1439 if (hinfo->channels_min > hinfo->channels_max ||
2ad779b7
TI		 1440 !hinfo->rates || !hinfo->formats) {
1441 per_cvt->assigned = 0;
1442 hinfo->nid = 0;
1443 snd_hda_spdif_ctls_unassign(codec, pin_idx);
bbbe3390 1444 return -ENODEV;
2ad779b7 1445 }
bbbe3390 1446 }
2def8172
SW		 1447
1448 /* Store the updated parameters */
639cef0e
TI		 1449 runtime->hw.channels_min = hinfo->channels_min;
1450 runtime->hw.channels_max = hinfo->channels_max;
1451 runtime->hw.formats = hinfo->formats;
1452 runtime->hw.rates = hinfo->rates;
4fe2ca14
TI		 1453
1454 snd_pcm_hw_constraint_step(substream->runtime, 0,
1455 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
bbbe3390
TI		 1456 return 0;
1457}
1458
079d88cc
WF		 1459/*
1460 * HDA/HDMI auto parsing
1461 */
384a48d7 1462static int hdmi_read_pin_conn(struct hda_codec *codec, int pin_idx)
079d88cc
WF		 1463{
1464 struct hdmi_spec *spec = codec->spec;
bce0d2a8 1465 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
384a48d7 1466 hda_nid_t pin_nid = per_pin->pin_nid;
079d88cc
WF		 1467
1468 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
1469 snd_printk(KERN_WARNING
1470 "HDMI: pin %d wcaps %#x "
1471 "does not support connection list\n",
1472 pin_nid, get_wcaps(codec, pin_nid));
1473 return -EINVAL;
1474 }
1475
384a48d7
SW		 1476 per_pin->num_mux_nids = snd_hda_get_connections(codec, pin_nid,
1477 per_pin->mux_nids,
1478 HDA_MAX_CONNECTIONS);
079d88cc
WF		 1479
1480 return 0;
1481}
1482
efe47108 1483static bool hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll)
079d88cc 1484{
464837a7 1485 struct hda_jack_tbl *jack;
744626da 1486 struct hda_codec *codec = per_pin->codec;
4bd038f9
DH		 1487 struct hdmi_spec *spec = codec->spec;
1488 struct hdmi_eld *eld = &spec->temp_eld;
1489 struct hdmi_eld *pin_eld = &per_pin->sink_eld;
744626da 1490 hda_nid_t pin_nid = per_pin->pin_nid;
5d44f927
SW		 1491 /*
1492 * Always execute a GetPinSense verb here, even when called from
1493 * hdmi_intrinsic_event; for some NVIDIA HW, the unsolicited
1494 * response's PD bit is not the real PD value, but indicates that
1495 * the real PD value changed. An older version of the HD-audio
1496 * specification worked this way. Hence, we just ignore the data in
1497 * the unsolicited response to avoid custom WARs.
1498 */
079d88cc 1499 int present = snd_hda_pin_sense(codec, pin_nid);
4bd038f9
DH		 1500 bool update_eld = false;
1501 bool eld_changed = false;
efe47108 1502 bool ret;
079d88cc 1503
a4e9a38b 1504 mutex_lock(&per_pin->lock);
4bd038f9
DH		 1505 pin_eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
1506 if (pin_eld->monitor_present)
1507 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
1508 else
1509 eld->eld_valid = false;
079d88cc 1510
fae3d88a 1511 _snd_printd(SND_PR_VERBOSE,
384a48d7 1512 "HDMI status: Codec=%d Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
10250911 1513 codec->addr, pin_nid, pin_eld->monitor_present, eld->eld_valid);
5d44f927 1514
4bd038f9 1515 if (eld->eld_valid) {
307229d2 1516 if (spec->ops.pin_get_eld(codec, pin_nid, eld->eld_buffer,
1613d6b4 1517 &eld->eld_size) < 0)
4bd038f9 1518 eld->eld_valid = false;
1613d6b4
DH		 1519 else {
1520 memset(&eld->info, 0, sizeof(struct parsed_hdmi_eld));
1521 if (snd_hdmi_parse_eld(&eld->info, eld->eld_buffer,
1522 eld->eld_size) < 0)
4bd038f9 1523 eld->eld_valid = false;
1613d6b4
DH		 1524 }
1525
4bd038f9 1526 if (eld->eld_valid) {
1613d6b4 1527 snd_hdmi_show_eld(&eld->info);
4bd038f9 1528 update_eld = true;
1613d6b4 1529 }
c6e8453e 1530 else if (repoll) {
744626da
WF		 1531 queue_delayed_work(codec->bus->workq,
1532 &per_pin->work,
1533 msecs_to_jiffies(300));
cbbaa603 1534 goto unlock;
744626da
WF		 1535 }
1536 }
4bd038f9 1537
92c69e79 1538 if (pin_eld->eld_valid && !eld->eld_valid) {
4bd038f9 1539 update_eld = true;
92c69e79
DH		 1540 eld_changed = true;
1541 }
4bd038f9 1542 if (update_eld) {
b054087d 1543 bool old_eld_valid = pin_eld->eld_valid;
4bd038f9 1544 pin_eld->eld_valid = eld->eld_valid;
92c69e79
DH		 1545 eld_changed = pin_eld->eld_size != eld->eld_size ||
1546 memcmp(pin_eld->eld_buffer, eld->eld_buffer,
4bd038f9
DH		 1547 eld->eld_size) != 0;
1548 if (eld_changed)
1549 memcpy(pin_eld->eld_buffer, eld->eld_buffer,
1550 eld->eld_size);
1551 pin_eld->eld_size = eld->eld_size;
1552 pin_eld->info = eld->info;
b054087d 1553
7342017f
AH		 1554 /*
1555 * Re-setup pin and infoframe. This is needed e.g. when
1556 * - sink is first plugged-in (infoframe is not set up if !monitor_present)
1557 * - transcoder can change during stream playback on Haswell
b054087d 1558 */
7342017f 1559 if (eld->eld_valid && !old_eld_valid && per_pin->setup)
b054087d
TI		 1560 hdmi_setup_audio_infoframe(codec, per_pin,
1561 per_pin->non_pcm);
4bd038f9 1562 }
92c69e79
DH		 1563
1564 if (eld_changed)
1565 snd_ctl_notify(codec->bus->card,
1566 SNDRV_CTL_EVENT_MASK_VALUE | SNDRV_CTL_EVENT_MASK_INFO,
1567 &per_pin->eld_ctl->id);
cbbaa603 1568 unlock:
aff747eb 1569 ret = !repoll || !pin_eld->monitor_present || pin_eld->eld_valid;
464837a7
DH		 1570
1571 jack = snd_hda_jack_tbl_get(codec, pin_nid);
1572 if (jack)
1573 jack->block_report = !ret;
1574
a4e9a38b 1575 mutex_unlock(&per_pin->lock);
efe47108 1576 return ret;
079d88cc
WF		 1577}
1578
744626da
WF		 1579static void hdmi_repoll_eld(struct work_struct *work)
1580{
1581 struct hdmi_spec_per_pin *per_pin =
1582 container_of(to_delayed_work(work), struct hdmi_spec_per_pin, work);
1583
c6e8453e
WF		 1584 if (per_pin->repoll_count++ > 6)
1585 per_pin->repoll_count = 0;
1586
efe47108
TI		 1587 if (hdmi_present_sense(per_pin, per_pin->repoll_count))
1588 snd_hda_jack_report_sync(per_pin->codec);
744626da
WF		 1589}
1590
c88d4e84
TI		 1591static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
1592 hda_nid_t nid);
1593
079d88cc
WF		 1594static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
1595{
1596 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1597 unsigned int caps, config;
1598 int pin_idx;
1599 struct hdmi_spec_per_pin *per_pin;
07acecc1 1600 int err;
079d88cc 1601
efc2f8de 1602 caps = snd_hda_query_pin_caps(codec, pin_nid);
384a48d7
SW		 1603 if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
1604 return 0;
1605
efc2f8de 1606 config = snd_hda_codec_get_pincfg(codec, pin_nid);
384a48d7
SW		 1607 if (get_defcfg_connect(config) == AC_JACK_PORT_NONE)
1608 return 0;
1609
fb87fa3a 1610 if (is_haswell(codec))
c88d4e84
TI		 1611 intel_haswell_fixup_connect_list(codec, pin_nid);
1612
384a48d7 1613 pin_idx = spec->num_pins;
bce0d2a8
TI		 1614 per_pin = snd_array_new(&spec->pins);
1615 if (!per_pin)
1616 return -ENOMEM;
384a48d7
SW		 1617
1618 per_pin->pin_nid = pin_nid;
1a6003b5 1619 per_pin->non_pcm = false;
079d88cc 1620
384a48d7
SW		 1621 err = hdmi_read_pin_conn(codec, pin_idx);
1622 if (err < 0)
1623 return err;
079d88cc 1624
079d88cc
WF		 1625 spec->num_pins++;
1626
384a48d7 1627 return 0;
079d88cc
WF		 1628}
1629
384a48d7 1630static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
079d88cc
WF		 1631{
1632 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 1633 struct hdmi_spec_per_cvt *per_cvt;
1634 unsigned int chans;
1635 int err;
079d88cc 1636
384a48d7
SW		 1637 chans = get_wcaps(codec, cvt_nid);
1638 chans = get_wcaps_channels(chans);
1639
bce0d2a8
TI		 1640 per_cvt = snd_array_new(&spec->cvts);
1641 if (!per_cvt)
1642 return -ENOMEM;
384a48d7
SW		 1643
1644 per_cvt->cvt_nid = cvt_nid;
1645 per_cvt->channels_min = 2;
d45e6889 1646 if (chans <= 16) {
384a48d7 1647 per_cvt->channels_max = chans;
d45e6889
TI		 1648 if (chans > spec->channels_max)
1649 spec->channels_max = chans;
1650 }
384a48d7
SW		 1651
1652 err = snd_hda_query_supported_pcm(codec, cvt_nid,
1653 &per_cvt->rates,
1654 &per_cvt->formats,
1655 &per_cvt->maxbps);
1656 if (err < 0)
1657 return err;
1658
bce0d2a8
TI		 1659 if (spec->num_cvts < ARRAY_SIZE(spec->cvt_nids))
1660 spec->cvt_nids[spec->num_cvts] = cvt_nid;
1661 spec->num_cvts++;
079d88cc
WF		 1662
1663 return 0;
1664}
1665
1666static int hdmi_parse_codec(struct hda_codec *codec)
1667{
1668 hda_nid_t nid;
1669 int i, nodes;
1670
1671 nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
1672 if (!nid || nodes < 0) {
1673 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
1674 return -EINVAL;
1675 }
1676
1677 for (i = 0; i < nodes; i++, nid++) {
1678 unsigned int caps;
1679 unsigned int type;
1680
efc2f8de 1681 caps = get_wcaps(codec, nid);
079d88cc
WF		 1682 type = get_wcaps_type(caps);
1683
1684 if (!(caps & AC_WCAP_DIGITAL))
1685 continue;
1686
1687 switch (type) {
1688 case AC_WID_AUD_OUT:
384a48d7 1689 hdmi_add_cvt(codec, nid);
079d88cc
WF		 1690 break;
1691 case AC_WID_PIN:
3eaead57 1692 hdmi_add_pin(codec, nid);
079d88cc
WF		 1693 break;
1694 }
1695 }
1696
c9adeefd
DH		 1697#ifdef CONFIG_PM
1698 /* We're seeing some problems with unsolicited hot plug events on
1699 * PantherPoint after S3, if this is not enabled */
1700 if (codec->vendor_id == 0x80862806)
1701 codec->bus->power_keep_link_on = 1;
079d88cc
WF		 1702 /*
1703 * G45/IbexPeak don't support EPSS: the unsolicited pin hot plug event
1704 * can be lost and presence sense verb will become inaccurate if the
1705 * HDA link is powered off at hot plug or hw initialization time.
1706 */
c9adeefd 1707 else if (!(snd_hda_param_read(codec, codec->afg, AC_PAR_POWER_STATE) &
079d88cc
WF		 1708 AC_PWRST_EPSS))
1709 codec->bus->power_keep_link_on = 1;
1710#endif
1711
1712 return 0;
1713}
1714
84eb01be
TI		 1715/*
1716 */
1a6003b5
TI		 1717static bool check_non_pcm_per_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
1718{
1719 struct hda_spdif_out *spdif;
1720 bool non_pcm;
1721
1722 mutex_lock(&codec->spdif_mutex);
1723 spdif = snd_hda_spdif_out_of_nid(codec, cvt_nid);
1724 non_pcm = !!(spdif->status & IEC958_AES0_NONAUDIO);
1725 mutex_unlock(&codec->spdif_mutex);
1726 return non_pcm;
1727}
1728
1729
84eb01be
TI		 1730/*
1731 * HDMI callbacks
1732 */
1733
1734static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1735 struct hda_codec *codec,
1736 unsigned int stream_tag,
1737 unsigned int format,
1738 struct snd_pcm_substream *substream)
1739{
384a48d7
SW		 1740 hda_nid_t cvt_nid = hinfo->nid;
1741 struct hdmi_spec *spec = codec->spec;
1742 int pin_idx = hinfo_to_pin_index(spec, hinfo);
b054087d
TI		 1743 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1744 hda_nid_t pin_nid = per_pin->pin_nid;
1a6003b5
TI		 1745 bool non_pcm;
1746
1747 non_pcm = check_non_pcm_per_cvt(codec, cvt_nid);
a4e9a38b 1748 mutex_lock(&per_pin->lock);
b054087d
TI		 1749 per_pin->channels = substream->runtime->channels;
1750 per_pin->setup = true;
384a48d7 1751
b054087d 1752 hdmi_setup_audio_infoframe(codec, per_pin, non_pcm);
a4e9a38b 1753 mutex_unlock(&per_pin->lock);
84eb01be 1754
307229d2 1755 return spec->ops.setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
84eb01be
TI		 1756}
1757
8dfaa573
TI		 1758static int generic_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
1759 struct hda_codec *codec,
1760 struct snd_pcm_substream *substream)
1761{
1762 snd_hda_codec_cleanup_stream(codec, hinfo->nid);
1763 return 0;
1764}
1765
f2ad24fa
TI		 1766static int hdmi_pcm_close(struct hda_pcm_stream *hinfo,
1767 struct hda_codec *codec,
1768 struct snd_pcm_substream *substream)
384a48d7
SW		 1769{
1770 struct hdmi_spec *spec = codec->spec;
1771 int cvt_idx, pin_idx;
1772 struct hdmi_spec_per_cvt *per_cvt;
1773 struct hdmi_spec_per_pin *per_pin;
384a48d7 1774
384a48d7
SW		 1775 if (hinfo->nid) {
1776 cvt_idx = cvt_nid_to_cvt_index(spec, hinfo->nid);
1777 if (snd_BUG_ON(cvt_idx < 0))
1778 return -EINVAL;
bce0d2a8 1779 per_cvt = get_cvt(spec, cvt_idx);
384a48d7
SW		 1780
1781 snd_BUG_ON(!per_cvt->assigned);
1782 per_cvt->assigned = 0;
1783 hinfo->nid = 0;
1784
1785 pin_idx = hinfo_to_pin_index(spec, hinfo);
1786 if (snd_BUG_ON(pin_idx < 0))
1787 return -EINVAL;
bce0d2a8 1788 per_pin = get_pin(spec, pin_idx);
384a48d7 1789
384a48d7 1790 snd_hda_spdif_ctls_unassign(codec, pin_idx);
cbbaa603 1791
a4e9a38b 1792 mutex_lock(&per_pin->lock);
d45e6889
TI		 1793 per_pin->chmap_set = false;
1794 memset(per_pin->chmap, 0, sizeof(per_pin->chmap));
b054087d
TI		 1795
1796 per_pin->setup = false;
1797 per_pin->channels = 0;
a4e9a38b 1798 mutex_unlock(&per_pin->lock);
384a48d7 1799 }
d45e6889 1800
384a48d7
SW		 1801 return 0;
1802}
1803
1804static const struct hda_pcm_ops generic_ops = {
1805 .open = hdmi_pcm_open,
f2ad24fa 1806 .close = hdmi_pcm_close,
384a48d7 1807 .prepare = generic_hdmi_playback_pcm_prepare,
8dfaa573 1808 .cleanup = generic_hdmi_playback_pcm_cleanup,
84eb01be
TI		 1809};
1810
d45e6889
TI		 1811/*
1812 * ALSA API channel-map control callbacks
1813 */
1814static int hdmi_chmap_ctl_info(struct snd_kcontrol *kcontrol,
1815 struct snd_ctl_elem_info *uinfo)
1816{
1817 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1818 struct hda_codec *codec = info->private_data;
1819 struct hdmi_spec *spec = codec->spec;
1820 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1821 uinfo->count = spec->channels_max;
1822 uinfo->value.integer.min = 0;
1823 uinfo->value.integer.max = SNDRV_CHMAP_LAST;
1824 return 0;
1825}
1826
307229d2
AH		 1827static int hdmi_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
1828 int channels)
1829{
1830 /* If the speaker allocation matches the channel count, it is OK.*/
1831 if (cap->channels != channels)
1832 return -1;
1833
1834 /* all channels are remappable freely */
1835 return SNDRV_CTL_TLVT_CHMAP_VAR;
1836}
1837
1838static void hdmi_cea_alloc_to_tlv_chmap(struct cea_channel_speaker_allocation *cap,
1839 unsigned int *chmap, int channels)
1840{
1841 int count = 0;
1842 int c;
1843
1844 for (c = 7; c >= 0; c--) {
1845 int spk = cap->speakers[c];
1846 if (!spk)
1847 continue;
1848
1849 chmap[count++] = spk_to_chmap(spk);
1850 }
1851
1852 WARN_ON(count != channels);
1853}
1854
d45e6889
TI		 1855static int hdmi_chmap_ctl_tlv(struct snd_kcontrol *kcontrol, int op_flag,
1856 unsigned int size, unsigned int __user *tlv)
1857{
1858 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1859 struct hda_codec *codec = info->private_data;
1860 struct hdmi_spec *spec = codec->spec;
d45e6889
TI		 1861 unsigned int __user *dst;
1862 int chs, count = 0;
1863
1864 if (size < 8)
1865 return -ENOMEM;
1866 if (put_user(SNDRV_CTL_TLVT_CONTAINER, tlv))
1867 return -EFAULT;
1868 size -= 8;
1869 dst = tlv + 2;
498dab3a 1870 for (chs = 2; chs <= spec->channels_max; chs++) {
307229d2 1871 int i;
d45e6889
TI		 1872 struct cea_channel_speaker_allocation *cap;
1873 cap = channel_allocations;
1874 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++, cap++) {
1875 int chs_bytes = chs * 4;
307229d2
AH		 1876 int type = spec->ops.chmap_cea_alloc_validate_get_type(cap, chs);
1877 unsigned int tlv_chmap[8];
1878
1879 if (type < 0)
d45e6889 1880 continue;
d45e6889
TI		 1881 if (size < 8)
1882 return -ENOMEM;
307229d2 1883 if (put_user(type, dst) ||
d45e6889
TI		 1884 put_user(chs_bytes, dst + 1))
1885 return -EFAULT;
1886 dst += 2;
1887 size -= 8;
1888 count += 8;
1889 if (size < chs_bytes)
1890 return -ENOMEM;
1891 size -= chs_bytes;
1892 count += chs_bytes;
307229d2
AH		 1893 spec->ops.cea_alloc_to_tlv_chmap(cap, tlv_chmap, chs);
1894 if (copy_to_user(dst, tlv_chmap, chs_bytes))
1895 return -EFAULT;
1896 dst += chs;
d45e6889
TI		 1897 }
1898 }
1899 if (put_user(count, tlv + 1))
1900 return -EFAULT;
1901 return 0;
1902}
1903
1904static int hdmi_chmap_ctl_get(struct snd_kcontrol *kcontrol,
1905 struct snd_ctl_elem_value *ucontrol)
1906{
1907 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1908 struct hda_codec *codec = info->private_data;
1909 struct hdmi_spec *spec = codec->spec;
1910 int pin_idx = kcontrol->private_value;
bce0d2a8 1911 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
d45e6889
TI		 1912 int i;
1913
1914 for (i = 0; i < ARRAY_SIZE(per_pin->chmap); i++)
1915 ucontrol->value.integer.value[i] = per_pin->chmap[i];
1916 return 0;
1917}
1918
1919static int hdmi_chmap_ctl_put(struct snd_kcontrol *kcontrol,
1920 struct snd_ctl_elem_value *ucontrol)
1921{
1922 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1923 struct hda_codec *codec = info->private_data;
1924 struct hdmi_spec *spec = codec->spec;
1925 int pin_idx = kcontrol->private_value;
bce0d2a8 1926 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
d45e6889
TI		 1927 unsigned int ctl_idx;
1928 struct snd_pcm_substream *substream;
1929 unsigned char chmap[8];
307229d2 1930 int i, err, ca, prepared = 0;
d45e6889
TI		 1931
1932 ctl_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
1933 substream = snd_pcm_chmap_substream(info, ctl_idx);
1934 if (!substream || !substream->runtime)
6f54c361 1935 return 0; /* just for avoiding error from alsactl restore */
d45e6889
TI		 1936 switch (substream->runtime->status->state) {
1937 case SNDRV_PCM_STATE_OPEN:
1938 case SNDRV_PCM_STATE_SETUP:
1939 break;
1940 case SNDRV_PCM_STATE_PREPARED:
1941 prepared = 1;
1942 break;
1943 default:
1944 return -EBUSY;
1945 }
1946 memset(chmap, 0, sizeof(chmap));
1947 for (i = 0; i < ARRAY_SIZE(chmap); i++)
1948 chmap[i] = ucontrol->value.integer.value[i];
1949 if (!memcmp(chmap, per_pin->chmap, sizeof(chmap)))
1950 return 0;
1951 ca = hdmi_manual_channel_allocation(ARRAY_SIZE(chmap), chmap);
1952 if (ca < 0)
1953 return -EINVAL;
307229d2
AH		 1954 if (spec->ops.chmap_validate) {
1955 err = spec->ops.chmap_validate(ca, ARRAY_SIZE(chmap), chmap);
1956 if (err)
1957 return err;
1958 }
a4e9a38b 1959 mutex_lock(&per_pin->lock);
d45e6889
TI		 1960 per_pin->chmap_set = true;
1961 memcpy(per_pin->chmap, chmap, sizeof(chmap));
1962 if (prepared)
b054087d 1963 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
a4e9a38b 1964 mutex_unlock(&per_pin->lock);
d45e6889
TI		 1965
1966 return 0;
1967}
1968
84eb01be
TI		 1969static int generic_hdmi_build_pcms(struct hda_codec *codec)
1970{
1971 struct hdmi_spec *spec = codec->spec;
384a48d7 1972 int pin_idx;
84eb01be 1973
384a48d7
SW		 1974 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1975 struct hda_pcm *info;
84eb01be 1976 struct hda_pcm_stream *pstr;
bce0d2a8
TI		 1977 struct hdmi_spec_per_pin *per_pin;
1978
1979 per_pin = get_pin(spec, pin_idx);
1980 sprintf(per_pin->pcm_name, "HDMI %d", pin_idx);
1981 info = snd_array_new(&spec->pcm_rec);
1982 if (!info)
1983 return -ENOMEM;
1984 info->name = per_pin->pcm_name;
84eb01be 1985 info->pcm_type = HDA_PCM_TYPE_HDMI;
d45e6889 1986 info->own_chmap = true;
384a48d7 1987
84eb01be 1988 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
384a48d7
SW		 1989 pstr->substreams = 1;
1990 pstr->ops = generic_ops;
1991 /* other pstr fields are set in open */
84eb01be
TI		 1992 }
1993
384a48d7 1994 codec->num_pcms = spec->num_pins;
bce0d2a8 1995 codec->pcm_info = spec->pcm_rec.list;
384a48d7 1996
84eb01be
TI		 1997 return 0;
1998}
1999
0b6c49b5
DH		 2000static int generic_hdmi_build_jack(struct hda_codec *codec, int pin_idx)
2001{
31ef2257 2002 char hdmi_str[32] = "HDMI/DP";
0b6c49b5 2003 struct hdmi_spec *spec = codec->spec;
bce0d2a8
TI		 2004 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2005 int pcmdev = get_pcm_rec(spec, pin_idx)->device;
0b6c49b5 2006
31ef2257
TI		 2007 if (pcmdev > 0)
2008 sprintf(hdmi_str + strlen(hdmi_str), ",pcm=%d", pcmdev);
30efd8de
DH		 2009 if (!is_jack_detectable(codec, per_pin->pin_nid))
2010 strncat(hdmi_str, " Phantom",
2011 sizeof(hdmi_str) - strlen(hdmi_str) - 1);
0b6c49b5 2012
31ef2257 2013 return snd_hda_jack_add_kctl(codec, per_pin->pin_nid, hdmi_str, 0);
0b6c49b5
DH		 2014}
2015
84eb01be
TI		 2016static int generic_hdmi_build_controls(struct hda_codec *codec)
2017{
2018 struct hdmi_spec *spec = codec->spec;
2019 int err;
384a48d7 2020 int pin_idx;
84eb01be 2021
384a48d7 2022 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2023 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
0b6c49b5
DH		 2024
2025 err = generic_hdmi_build_jack(codec, pin_idx);
2026 if (err < 0)
2027 return err;
2028
dcda5806
TI		 2029 err = snd_hda_create_dig_out_ctls(codec,
2030 per_pin->pin_nid,
2031 per_pin->mux_nids[0],
2032 HDA_PCM_TYPE_HDMI);
84eb01be
TI		 2033 if (err < 0)
2034 return err;
384a48d7 2035 snd_hda_spdif_ctls_unassign(codec, pin_idx);
14bc52b8
PLB		 2036
2037 /* add control for ELD Bytes */
bce0d2a8
TI		 2038 err = hdmi_create_eld_ctl(codec, pin_idx,
2039 get_pcm_rec(spec, pin_idx)->device);
14bc52b8
PLB		 2040
2041 if (err < 0)
2042 return err;
31ef2257 2043
82b1d73f 2044 hdmi_present_sense(per_pin, 0);
84eb01be
TI		 2045 }
2046
d45e6889
TI		 2047 /* add channel maps */
2048 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2049 struct snd_pcm_chmap *chmap;
2050 struct snd_kcontrol *kctl;
2051 int i;
2ca320e2
TI		 2052
2053 if (!codec->pcm_info[pin_idx].pcm)
2054 break;
d45e6889
TI		 2055 err = snd_pcm_add_chmap_ctls(codec->pcm_info[pin_idx].pcm,
2056 SNDRV_PCM_STREAM_PLAYBACK,
2057 NULL, 0, pin_idx, &chmap);
2058 if (err < 0)
2059 return err;
2060 /* override handlers */
2061 chmap->private_data = codec;
2062 kctl = chmap->kctl;
2063 for (i = 0; i < kctl->count; i++)
2064 kctl->vd[i].access |= SNDRV_CTL_ELEM_ACCESS_WRITE;
2065 kctl->info = hdmi_chmap_ctl_info;
2066 kctl->get = hdmi_chmap_ctl_get;
2067 kctl->put = hdmi_chmap_ctl_put;
2068 kctl->tlv.c = hdmi_chmap_ctl_tlv;
2069 }
2070
84eb01be
TI		 2071 return 0;
2072}
2073
8b8d654b 2074static int generic_hdmi_init_per_pins(struct hda_codec *codec)
84eb01be
TI		 2075{
2076 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 2077 int pin_idx;
2078
2079 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2080 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
84eb01be 2081
744626da 2082 per_pin->codec = codec;
a4e9a38b 2083 mutex_init(&per_pin->lock);
744626da 2084 INIT_DELAYED_WORK(&per_pin->work, hdmi_repoll_eld);
a4e9a38b 2085 eld_proc_new(per_pin, pin_idx);
84eb01be 2086 }
8b8d654b
TI		 2087 return 0;
2088}
2089
2090static int generic_hdmi_init(struct hda_codec *codec)
2091{
2092 struct hdmi_spec *spec = codec->spec;
2093 int pin_idx;
2094
2095 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2096 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
8b8d654b
TI		 2097 hda_nid_t pin_nid = per_pin->pin_nid;
2098
2099 hdmi_init_pin(codec, pin_nid);
20ce9029
DH		 2100 snd_hda_jack_detect_enable_callback(codec, pin_nid, pin_nid,
2101 codec->jackpoll_interval > 0 ? jack_callback : NULL);
8b8d654b 2102 }
84eb01be
TI		 2103 return 0;
2104}
2105
bce0d2a8
TI		 2106static void hdmi_array_init(struct hdmi_spec *spec, int nums)
2107{
2108 snd_array_init(&spec->pins, sizeof(struct hdmi_spec_per_pin), nums);
2109 snd_array_init(&spec->cvts, sizeof(struct hdmi_spec_per_cvt), nums);
2110 snd_array_init(&spec->pcm_rec, sizeof(struct hda_pcm), nums);
2111}
2112
2113static void hdmi_array_free(struct hdmi_spec *spec)
2114{
2115 snd_array_free(&spec->pins);
2116 snd_array_free(&spec->cvts);
2117 snd_array_free(&spec->pcm_rec);
2118}
2119
84eb01be
TI		 2120static void generic_hdmi_free(struct hda_codec *codec)
2121{
2122 struct hdmi_spec *spec = codec->spec;
384a48d7
SW		 2123 int pin_idx;
2124
2125 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
bce0d2a8 2126 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
84eb01be 2127
744626da 2128 cancel_delayed_work(&per_pin->work);
a4e9a38b 2129 eld_proc_free(per_pin);
384a48d7 2130 }
84eb01be 2131
744626da 2132 flush_workqueue(codec->bus->workq);
bce0d2a8 2133 hdmi_array_free(spec);
84eb01be
TI		 2134 kfree(spec);
2135}
2136
28cb72e5
WX		 2137#ifdef CONFIG_PM
2138static int generic_hdmi_resume(struct hda_codec *codec)
2139{
2140 struct hdmi_spec *spec = codec->spec;
2141 int pin_idx;
2142
2143 generic_hdmi_init(codec);
2144 snd_hda_codec_resume_amp(codec);
2145 snd_hda_codec_resume_cache(codec);
2146
2147 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2148 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2149 hdmi_present_sense(per_pin, 1);
2150 }
2151 return 0;
2152}
2153#endif
2154
fb79e1e0 2155static const struct hda_codec_ops generic_hdmi_patch_ops = {
84eb01be
TI		 2156 .init = generic_hdmi_init,
2157 .free = generic_hdmi_free,
2158 .build_pcms = generic_hdmi_build_pcms,
2159 .build_controls = generic_hdmi_build_controls,
2160 .unsol_event = hdmi_unsol_event,
28cb72e5
WX		 2161#ifdef CONFIG_PM
2162 .resume = generic_hdmi_resume,
2163#endif
84eb01be
TI		 2164};
2165
307229d2
AH		 2166static const struct hdmi_ops generic_standard_hdmi_ops = {
2167 .pin_get_eld = snd_hdmi_get_eld,
2168 .pin_get_slot_channel = hdmi_pin_get_slot_channel,
2169 .pin_set_slot_channel = hdmi_pin_set_slot_channel,
2170 .pin_setup_infoframe = hdmi_pin_setup_infoframe,
2171 .pin_hbr_setup = hdmi_pin_hbr_setup,
2172 .setup_stream = hdmi_setup_stream,
2173 .chmap_cea_alloc_validate_get_type = hdmi_chmap_cea_alloc_validate_get_type,
2174 .cea_alloc_to_tlv_chmap = hdmi_cea_alloc_to_tlv_chmap,
2175};
2176
6ffe168f 2177
c88d4e84
TI		 2178static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
2179 hda_nid_t nid)
2180{
2181 struct hdmi_spec *spec = codec->spec;
2182 hda_nid_t conns[4];
2183 int nconns;
6ffe168f 2184
c88d4e84
TI		 2185 nconns = snd_hda_get_connections(codec, nid, conns, ARRAY_SIZE(conns));
2186 if (nconns == spec->num_cvts &&
2187 !memcmp(conns, spec->cvt_nids, spec->num_cvts * sizeof(hda_nid_t)))
6ffe168f
ML		 2188 return;
2189
c88d4e84
TI		 2190 /* override pins connection list */
2191 snd_printdd("hdmi: haswell: override pin connection 0x%x\n", nid);
2192 snd_hda_override_conn_list(codec, nid, spec->num_cvts, spec->cvt_nids);
6ffe168f
ML		 2193}
2194
1611a9c9
ML		 2195#define INTEL_VENDOR_NID 0x08
2196#define INTEL_GET_VENDOR_VERB 0xf81
2197#define INTEL_SET_VENDOR_VERB 0x781
2198#define INTEL_EN_DP12 0x02 /* enable DP 1.2 features */
2199#define INTEL_EN_ALL_PIN_CVTS 0x01 /* enable 2nd & 3rd pins and convertors */
2200
2201static void intel_haswell_enable_all_pins(struct hda_codec *codec,
17df3f55 2202 bool update_tree)
1611a9c9
ML		 2203{
2204 unsigned int vendor_param;
2205
1611a9c9
ML		 2206 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2207 INTEL_GET_VENDOR_VERB, 0);
2208 if (vendor_param == -1 || vendor_param & INTEL_EN_ALL_PIN_CVTS)
2209 return;
2210
2211 vendor_param |= INTEL_EN_ALL_PIN_CVTS;
2212 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2213 INTEL_SET_VENDOR_VERB, vendor_param);
2214 if (vendor_param == -1)
2215 return;
2216
17df3f55
TI		 2217 if (update_tree)
2218 snd_hda_codec_update_widgets(codec);
1611a9c9
ML		 2219}
2220
c88d4e84
TI		 2221static void intel_haswell_fixup_enable_dp12(struct hda_codec *codec)
2222{
2223 unsigned int vendor_param;
2224
2225 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2226 INTEL_GET_VENDOR_VERB, 0);
2227 if (vendor_param == -1 || vendor_param & INTEL_EN_DP12)
2228 return;
2229
2230 /* enable DP1.2 mode */
2231 vendor_param |= INTEL_EN_DP12;
2232 snd_hda_codec_write_cache(codec, INTEL_VENDOR_NID, 0,
2233 INTEL_SET_VENDOR_VERB, vendor_param);
2234}
2235
17df3f55
TI		 2236/* Haswell needs to re-issue the vendor-specific verbs before turning to D0.
2237 * Otherwise you may get severe h/w communication errors.
2238 */
2239static void haswell_set_power_state(struct hda_codec *codec, hda_nid_t fg,
2240 unsigned int power_state)
2241{
2242 if (power_state == AC_PWRST_D0) {
2243 intel_haswell_enable_all_pins(codec, false);
2244 intel_haswell_fixup_enable_dp12(codec);
2245 }
c88d4e84 2246
17df3f55
TI		 2247 snd_hda_codec_read(codec, fg, 0, AC_VERB_SET_POWER_STATE, power_state);
2248 snd_hda_codec_set_power_to_all(codec, fg, power_state);
2249}
6ffe168f 2250
84eb01be
TI		 2251static int patch_generic_hdmi(struct hda_codec *codec)
2252{
2253 struct hdmi_spec *spec;
84eb01be
TI		 2254
2255 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2256 if (spec == NULL)
2257 return -ENOMEM;
2258
307229d2 2259 spec->ops = generic_standard_hdmi_ops;
84eb01be 2260 codec->spec = spec;
bce0d2a8 2261 hdmi_array_init(spec, 4);
6ffe168f 2262
fb87fa3a 2263 if (is_haswell(codec)) {
17df3f55 2264 intel_haswell_enable_all_pins(codec, true);
c88d4e84 2265 intel_haswell_fixup_enable_dp12(codec);
17df3f55 2266 }
6ffe168f 2267
84eb01be
TI		 2268 if (hdmi_parse_codec(codec) < 0) {
2269 codec->spec = NULL;
2270 kfree(spec);
2271 return -EINVAL;
2272 }
2273 codec->patch_ops = generic_hdmi_patch_ops;
fb87fa3a 2274 if (is_haswell(codec)) {
17df3f55 2275 codec->patch_ops.set_power_state = haswell_set_power_state;
5dc989bd
ML		 2276 codec->dp_mst = true;
2277 }
17df3f55 2278
8b8d654b 2279 generic_hdmi_init_per_pins(codec);
84eb01be 2280
84eb01be
TI		 2281 init_channel_allocations();
2282
2283 return 0;
2284}
2285
3aaf8980
SW		 2286/*
2287 * Shared non-generic implementations
2288 */
2289
2290static int simple_playback_build_pcms(struct hda_codec *codec)
2291{
2292 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2293 struct hda_pcm *info;
8ceb332d
TI		 2294 unsigned int chans;
2295 struct hda_pcm_stream *pstr;
bce0d2a8 2296 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 2297
bce0d2a8
TI		 2298 per_cvt = get_cvt(spec, 0);
2299 chans = get_wcaps(codec, per_cvt->cvt_nid);
8ceb332d 2300 chans = get_wcaps_channels(chans);
3aaf8980 2301
bce0d2a8
TI		 2302 info = snd_array_new(&spec->pcm_rec);
2303 if (!info)
2304 return -ENOMEM;
2305 info->name = get_pin(spec, 0)->pcm_name;
2306 sprintf(info->name, "HDMI 0");
8ceb332d
TI		 2307 info->pcm_type = HDA_PCM_TYPE_HDMI;
2308 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
2309 *pstr = spec->pcm_playback;
bce0d2a8 2310 pstr->nid = per_cvt->cvt_nid;
8ceb332d
TI		 2311 if (pstr->channels_max <= 2 && chans && chans <= 16)
2312 pstr->channels_max = chans;
3aaf8980 2313
bce0d2a8
TI		 2314 codec->num_pcms = 1;
2315 codec->pcm_info = info;
2316
3aaf8980
SW		 2317 return 0;
2318}
2319
4b6ace9e
TI		 2320/* unsolicited event for jack sensing */
2321static void simple_hdmi_unsol_event(struct hda_codec *codec,
2322 unsigned int res)
2323{
9dd8cf12 2324 snd_hda_jack_set_dirty_all(codec);
4b6ace9e
TI		 2325 snd_hda_jack_report_sync(codec);
2326}
2327
2328/* generic_hdmi_build_jack can be used for simple_hdmi, too,
2329 * as long as spec->pins[] is set correctly
2330 */
2331#define simple_hdmi_build_jack generic_hdmi_build_jack
2332
3aaf8980
SW		 2333static int simple_playback_build_controls(struct hda_codec *codec)
2334{
2335 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2336 struct hdmi_spec_per_cvt *per_cvt;
3aaf8980 2337 int err;
3aaf8980 2338
bce0d2a8 2339 per_cvt = get_cvt(spec, 0);
c9a6338a
AH		 2340 err = snd_hda_create_dig_out_ctls(codec, per_cvt->cvt_nid,
2341 per_cvt->cvt_nid,
2342 HDA_PCM_TYPE_HDMI);
8ceb332d
TI		 2343 if (err < 0)
2344 return err;
2345 return simple_hdmi_build_jack(codec, 0);
3aaf8980
SW		 2346}
2347
4f0110ce
TI		 2348static int simple_playback_init(struct hda_codec *codec)
2349{
2350 struct hdmi_spec *spec = codec->spec;
bce0d2a8
TI		 2351 struct hdmi_spec_per_pin *per_pin = get_pin(spec, 0);
2352 hda_nid_t pin = per_pin->pin_nid;
8ceb332d
TI		 2353
2354 snd_hda_codec_write(codec, pin, 0,
2355 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
2356 /* some codecs require to unmute the pin */
2357 if (get_wcaps(codec, pin) & AC_WCAP_OUT_AMP)
2358 snd_hda_codec_write(codec, pin, 0, AC_VERB_SET_AMP_GAIN_MUTE,
2359 AMP_OUT_UNMUTE);
2360 snd_hda_jack_detect_enable(codec, pin, pin);
4f0110ce
TI		 2361 return 0;
2362}
2363
3aaf8980
SW		 2364static void simple_playback_free(struct hda_codec *codec)
2365{
2366 struct hdmi_spec *spec = codec->spec;
2367
bce0d2a8 2368 hdmi_array_free(spec);
3aaf8980
SW		 2369 kfree(spec);
2370}
2371
84eb01be
TI		 2372/*
2373 * Nvidia specific implementations
2374 */
2375
2376#define Nv_VERB_SET_Channel_Allocation 0xF79
2377#define Nv_VERB_SET_Info_Frame_Checksum 0xF7A
2378#define Nv_VERB_SET_Audio_Protection_On 0xF98
2379#define Nv_VERB_SET_Audio_Protection_Off 0xF99
2380
2381#define nvhdmi_master_con_nid_7x 0x04
2382#define nvhdmi_master_pin_nid_7x 0x05
2383
fb79e1e0 2384static const hda_nid_t nvhdmi_con_nids_7x[4] = {
84eb01be
TI		 2385 /*front, rear, clfe, rear_surr */
2386 0x6, 0x8, 0xa, 0xc,
2387};
2388
ceaa86ba
TI		 2389static const struct hda_verb nvhdmi_basic_init_7x_2ch[] = {
2390 /* set audio protect on */
2391 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2392 /* enable digital output on pin widget */
2393 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2394 {} /* terminator */
2395};
2396
2397static const struct hda_verb nvhdmi_basic_init_7x_8ch[] = {
84eb01be
TI		 2398 /* set audio protect on */
2399 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2400 /* enable digital output on pin widget */
2401 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2402 { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2403 { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2404 { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2405 { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2406 {} /* terminator */
2407};
2408
2409#ifdef LIMITED_RATE_FMT_SUPPORT
2410/* support only the safe format and rate */
2411#define SUPPORTED_RATES SNDRV_PCM_RATE_48000
2412#define SUPPORTED_MAXBPS 16
2413#define SUPPORTED_FORMATS SNDRV_PCM_FMTBIT_S16_LE
2414#else
2415/* support all rates and formats */
2416#define SUPPORTED_RATES \
2417 (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
2418 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
2419 SNDRV_PCM_RATE_192000)
2420#define SUPPORTED_MAXBPS 24
2421#define SUPPORTED_FORMATS \
2422 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
2423#endif
2424
ceaa86ba
TI		 2425static int nvhdmi_7x_init_2ch(struct hda_codec *codec)
2426{
2427 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_2ch);
2428 return 0;
2429}
2430
2431static int nvhdmi_7x_init_8ch(struct hda_codec *codec)
84eb01be 2432{
ceaa86ba 2433 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_8ch);
84eb01be
TI		 2434 return 0;
2435}
2436
393004b2
ND		 2437static unsigned int channels_2_6_8[] = {
2438 2, 6, 8
2439};
2440
2441static unsigned int channels_2_8[] = {
2442 2, 8
2443};
2444
2445static struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
2446 .count = ARRAY_SIZE(channels_2_6_8),
2447 .list = channels_2_6_8,
2448 .mask = 0,
2449};
2450
2451static struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
2452 .count = ARRAY_SIZE(channels_2_8),
2453 .list = channels_2_8,
2454 .mask = 0,
2455};
2456
84eb01be
TI		 2457static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
2458 struct hda_codec *codec,
2459 struct snd_pcm_substream *substream)
2460{
2461 struct hdmi_spec *spec = codec->spec;
393004b2
ND		 2462 struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
2463
2464 switch (codec->preset->id) {
2465 case 0x10de0002:
2466 case 0x10de0003:
2467 case 0x10de0005:
2468 case 0x10de0006:
2469 hw_constraints_channels = &hw_constraints_2_8_channels;
2470 break;
2471 case 0x10de0007:
2472 hw_constraints_channels = &hw_constraints_2_6_8_channels;
2473 break;
2474 default:
2475 break;
2476 }
2477
2478 if (hw_constraints_channels != NULL) {
2479 snd_pcm_hw_constraint_list(substream->runtime, 0,
2480 SNDRV_PCM_HW_PARAM_CHANNELS,
2481 hw_constraints_channels);
ad09fc9d
TI		 2482 } else {
2483 snd_pcm_hw_constraint_step(substream->runtime, 0,
2484 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
393004b2
ND		 2485 }
2486
84eb01be
TI		 2487 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2488}
2489
2490static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
2491 struct hda_codec *codec,
2492 struct snd_pcm_substream *substream)
2493{
2494 struct hdmi_spec *spec = codec->spec;
2495 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2496}
2497
2498static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2499 struct hda_codec *codec,
2500 unsigned int stream_tag,
2501 unsigned int format,
2502 struct snd_pcm_substream *substream)
2503{
2504 struct hdmi_spec *spec = codec->spec;
2505 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2506 stream_tag, format, substream);
2507}
2508
d0b1252d
TI		 2509static const struct hda_pcm_stream simple_pcm_playback = {
2510 .substreams = 1,
2511 .channels_min = 2,
2512 .channels_max = 2,
2513 .ops = {
2514 .open = simple_playback_pcm_open,
2515 .close = simple_playback_pcm_close,
2516 .prepare = simple_playback_pcm_prepare
2517 },
2518};
2519
2520static const struct hda_codec_ops simple_hdmi_patch_ops = {
2521 .build_controls = simple_playback_build_controls,
2522 .build_pcms = simple_playback_build_pcms,
2523 .init = simple_playback_init,
2524 .free = simple_playback_free,
250e41ac 2525 .unsol_event = simple_hdmi_unsol_event,
d0b1252d
TI		 2526};
2527
2528static int patch_simple_hdmi(struct hda_codec *codec,
2529 hda_nid_t cvt_nid, hda_nid_t pin_nid)
2530{
2531 struct hdmi_spec *spec;
bce0d2a8
TI		 2532 struct hdmi_spec_per_cvt *per_cvt;
2533 struct hdmi_spec_per_pin *per_pin;
d0b1252d
TI		 2534
2535 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2536 if (!spec)
2537 return -ENOMEM;
2538
2539 codec->spec = spec;
bce0d2a8 2540 hdmi_array_init(spec, 1);
d0b1252d
TI		 2541
2542 spec->multiout.num_dacs = 0; /* no analog */
2543 spec->multiout.max_channels = 2;
2544 spec->multiout.dig_out_nid = cvt_nid;
2545 spec->num_cvts = 1;
2546 spec->num_pins = 1;
bce0d2a8
TI		 2547 per_pin = snd_array_new(&spec->pins);
2548 per_cvt = snd_array_new(&spec->cvts);
2549 if (!per_pin || !per_cvt) {
2550 simple_playback_free(codec);
2551 return -ENOMEM;
2552 }
2553 per_cvt->cvt_nid = cvt_nid;
2554 per_pin->pin_nid = pin_nid;
d0b1252d
TI		 2555 spec->pcm_playback = simple_pcm_playback;
2556
2557 codec->patch_ops = simple_hdmi_patch_ops;
2558
2559 return 0;
2560}
2561
1f348522
AP		 2562static void nvhdmi_8ch_7x_set_info_frame_parameters(struct hda_codec *codec,
2563 int channels)
2564{
2565 unsigned int chanmask;
2566 int chan = channels ? (channels - 1) : 1;
2567
2568 switch (channels) {
2569 default:
2570 case 0:
2571 case 2:
2572 chanmask = 0x00;
2573 break;
2574 case 4:
2575 chanmask = 0x08;
2576 break;
2577 case 6:
2578 chanmask = 0x0b;
2579 break;
2580 case 8:
2581 chanmask = 0x13;
2582 break;
2583 }
2584
2585 /* Set the audio infoframe channel allocation and checksum fields. The
2586 * channel count is computed implicitly by the hardware. */
2587 snd_hda_codec_write(codec, 0x1, 0,
2588 Nv_VERB_SET_Channel_Allocation, chanmask);
2589
2590 snd_hda_codec_write(codec, 0x1, 0,
2591 Nv_VERB_SET_Info_Frame_Checksum,
2592 (0x71 - chan - chanmask));
2593}
2594
84eb01be
TI		 2595static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
2596 struct hda_codec *codec,
2597 struct snd_pcm_substream *substream)
2598{
2599 struct hdmi_spec *spec = codec->spec;
2600 int i;
2601
2602 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
2603 0, AC_VERB_SET_CHANNEL_STREAMID, 0);
2604 for (i = 0; i < 4; i++) {
2605 /* set the stream id */
2606 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2607 AC_VERB_SET_CHANNEL_STREAMID, 0);
2608 /* set the stream format */
2609 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2610 AC_VERB_SET_STREAM_FORMAT, 0);
2611 }
2612
1f348522
AP		 2613 /* The audio hardware sends a channel count of 0x7 (8ch) when all the
2614 * streams are disabled. */
2615 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2616
84eb01be
TI		 2617 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2618}
2619
2620static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
2621 struct hda_codec *codec,
2622 unsigned int stream_tag,
2623 unsigned int format,
2624 struct snd_pcm_substream *substream)
2625{
2626 int chs;
112daa7a 2627 unsigned int dataDCC2, channel_id;
84eb01be 2628 int i;
7c935976 2629 struct hdmi_spec *spec = codec->spec;
e3245cdd 2630 struct hda_spdif_out *spdif;
bce0d2a8 2631 struct hdmi_spec_per_cvt *per_cvt;
84eb01be
TI		 2632
2633 mutex_lock(&codec->spdif_mutex);
bce0d2a8
TI		 2634 per_cvt = get_cvt(spec, 0);
2635 spdif = snd_hda_spdif_out_of_nid(codec, per_cvt->cvt_nid);
84eb01be
TI		 2636
2637 chs = substream->runtime->channels;
84eb01be 2638
84eb01be
TI		 2639 dataDCC2 = 0x2;
2640
84eb01be 2641 /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
7c935976 2642 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 2643 snd_hda_codec_write(codec,
2644 nvhdmi_master_con_nid_7x,
2645 0,
2646 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2647 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 2648
2649 /* set the stream id */
2650 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2651 AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
2652
2653 /* set the stream format */
2654 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2655 AC_VERB_SET_STREAM_FORMAT, format);
2656
2657 /* turn on again (if needed) */
2658 /* enable and set the channel status audio/data flag */
7c935976 2659 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 2660 snd_hda_codec_write(codec,
2661 nvhdmi_master_con_nid_7x,
2662 0,
2663 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2664 spdif->ctls & 0xff);
84eb01be
TI		 2665 snd_hda_codec_write(codec,
2666 nvhdmi_master_con_nid_7x,
2667 0,
2668 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2669 }
2670
2671 for (i = 0; i < 4; i++) {
2672 if (chs == 2)
2673 channel_id = 0;
2674 else
2675 channel_id = i * 2;
2676
2677 /* turn off SPDIF once;
2678 *otherwise the IEC958 bits won't be updated
2679 */
2680 if (codec->spdif_status_reset &&
7c935976 2681 (spdif->ctls & AC_DIG1_ENABLE))
84eb01be
TI		 2682 snd_hda_codec_write(codec,
2683 nvhdmi_con_nids_7x[i],
2684 0,
2685 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2686 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
84eb01be
TI		 2687 /* set the stream id */
2688 snd_hda_codec_write(codec,
2689 nvhdmi_con_nids_7x[i],
2690 0,
2691 AC_VERB_SET_CHANNEL_STREAMID,
2692 (stream_tag << 4) | channel_id);
2693 /* set the stream format */
2694 snd_hda_codec_write(codec,
2695 nvhdmi_con_nids_7x[i],
2696 0,
2697 AC_VERB_SET_STREAM_FORMAT,
2698 format);
2699 /* turn on again (if needed) */
2700 /* enable and set the channel status audio/data flag */
2701 if (codec->spdif_status_reset &&
7c935976 2702 (spdif->ctls & AC_DIG1_ENABLE)) {
84eb01be
TI		 2703 snd_hda_codec_write(codec,
2704 nvhdmi_con_nids_7x[i],
2705 0,
2706 AC_VERB_SET_DIGI_CONVERT_1,
7c935976 2707 spdif->ctls & 0xff);
84eb01be
TI		 2708 snd_hda_codec_write(codec,
2709 nvhdmi_con_nids_7x[i],
2710 0,
2711 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2712 }
2713 }
2714
1f348522 2715 nvhdmi_8ch_7x_set_info_frame_parameters(codec, chs);
84eb01be
TI		 2716
2717 mutex_unlock(&codec->spdif_mutex);
2718 return 0;
2719}
2720
fb79e1e0 2721static const struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
84eb01be
TI		 2722 .substreams = 1,
2723 .channels_min = 2,
2724 .channels_max = 8,
2725 .nid = nvhdmi_master_con_nid_7x,
2726 .rates = SUPPORTED_RATES,
2727 .maxbps = SUPPORTED_MAXBPS,
2728 .formats = SUPPORTED_FORMATS,
2729 .ops = {
2730 .open = simple_playback_pcm_open,
2731 .close = nvhdmi_8ch_7x_pcm_close,
2732 .prepare = nvhdmi_8ch_7x_pcm_prepare
2733 },
2734};
2735
84eb01be
TI		 2736static int patch_nvhdmi_2ch(struct hda_codec *codec)
2737{
2738 struct hdmi_spec *spec;
d0b1252d
TI		 2739 int err = patch_simple_hdmi(codec, nvhdmi_master_con_nid_7x,
2740 nvhdmi_master_pin_nid_7x);
2741 if (err < 0)
2742 return err;
84eb01be 2743
ceaa86ba 2744 codec->patch_ops.init = nvhdmi_7x_init_2ch;
d0b1252d
TI		 2745 /* override the PCM rates, etc, as the codec doesn't give full list */
2746 spec = codec->spec;
2747 spec->pcm_playback.rates = SUPPORTED_RATES;
2748 spec->pcm_playback.maxbps = SUPPORTED_MAXBPS;
2749 spec->pcm_playback.formats = SUPPORTED_FORMATS;
84eb01be
TI		 2750 return 0;
2751}
2752
53775b0d
TI		 2753static int nvhdmi_7x_8ch_build_pcms(struct hda_codec *codec)
2754{
2755 struct hdmi_spec *spec = codec->spec;
2756 int err = simple_playback_build_pcms(codec);
bce0d2a8
TI		 2757 if (!err) {
2758 struct hda_pcm *info = get_pcm_rec(spec, 0);
2759 info->own_chmap = true;
2760 }
53775b0d
TI		 2761 return err;
2762}
2763
2764static int nvhdmi_7x_8ch_build_controls(struct hda_codec *codec)
2765{
2766 struct hdmi_spec *spec = codec->spec;
bce0d2a8 2767 struct hda_pcm *info;
53775b0d
TI		 2768 struct snd_pcm_chmap *chmap;
2769 int err;
2770
2771 err = simple_playback_build_controls(codec);
2772 if (err < 0)
2773 return err;
2774
2775 /* add channel maps */
bce0d2a8
TI		 2776 info = get_pcm_rec(spec, 0);
2777 err = snd_pcm_add_chmap_ctls(info->pcm,
53775b0d
TI		 2778 SNDRV_PCM_STREAM_PLAYBACK,
2779 snd_pcm_alt_chmaps, 8, 0, &chmap);
2780 if (err < 0)
2781 return err;
2782 switch (codec->preset->id) {
2783 case 0x10de0002:
2784 case 0x10de0003:
2785 case 0x10de0005:
2786 case 0x10de0006:
2787 chmap->channel_mask = (1U << 2) | (1U << 8);
2788 break;
2789 case 0x10de0007:
2790 chmap->channel_mask = (1U << 2) | (1U << 6) | (1U << 8);
2791 }
2792 return 0;
2793}
2794
84eb01be
TI		 2795static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
2796{
2797 struct hdmi_spec *spec;
2798 int err = patch_nvhdmi_2ch(codec);
84eb01be
TI		 2799 if (err < 0)
2800 return err;
2801 spec = codec->spec;
2802 spec->multiout.max_channels = 8;
d0b1252d 2803 spec->pcm_playback = nvhdmi_pcm_playback_8ch_7x;
ceaa86ba 2804 codec->patch_ops.init = nvhdmi_7x_init_8ch;
53775b0d
TI		 2805 codec->patch_ops.build_pcms = nvhdmi_7x_8ch_build_pcms;
2806 codec->patch_ops.build_controls = nvhdmi_7x_8ch_build_controls;
1f348522
AP		 2807
2808 /* Initialize the audio infoframe channel mask and checksum to something
2809 * valid */
2810 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2811
84eb01be
TI		 2812 return 0;
2813}
2814
611885bc
AH		 2815/*
2816 * NVIDIA codecs ignore ASP mapping for 2ch - confirmed on:
2817 * - 0x10de0015
2818 * - 0x10de0040
2819 */
2820static int nvhdmi_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
2821 int channels)
2822{
2823 if (cap->ca_index == 0x00 && channels == 2)
2824 return SNDRV_CTL_TLVT_CHMAP_FIXED;
2825
2826 return hdmi_chmap_cea_alloc_validate_get_type(cap, channels);
2827}
2828
2829static int nvhdmi_chmap_validate(int ca, int chs, unsigned char *map)
2830{
2831 if (ca == 0x00 && (map[0] != SNDRV_CHMAP_FL || map[1] != SNDRV_CHMAP_FR))
2832 return -EINVAL;
2833
2834 return 0;
2835}
2836
2837static int patch_nvhdmi(struct hda_codec *codec)
2838{
2839 struct hdmi_spec *spec;
2840 int err;
2841
2842 err = patch_generic_hdmi(codec);
2843 if (err)
2844 return err;
2845
2846 spec = codec->spec;
2847
2848 spec->ops.chmap_cea_alloc_validate_get_type =
2849 nvhdmi_chmap_cea_alloc_validate_get_type;
2850 spec->ops.chmap_validate = nvhdmi_chmap_validate;
2851
2852 return 0;
2853}
2854
84eb01be 2855/*
5a613584 2856 * ATI/AMD-specific implementations
84eb01be
TI		 2857 */
2858
5a613584
AH		 2859#define is_amdhdmi_rev3_or_later(codec) \
2860 ((codec)->vendor_id == 0x1002aa01 && ((codec)->revision_id & 0xff00) >= 0x0300)
2861#define has_amd_full_remap_support(codec) is_amdhdmi_rev3_or_later(codec)
2862
2863/* ATI/AMD specific HDA pin verbs, see the AMD HDA Verbs specification */
2864#define ATI_VERB_SET_CHANNEL_ALLOCATION 0x771
2865#define ATI_VERB_SET_DOWNMIX_INFO 0x772
2866#define ATI_VERB_SET_MULTICHANNEL_01 0x777
2867#define ATI_VERB_SET_MULTICHANNEL_23 0x778
2868#define ATI_VERB_SET_MULTICHANNEL_45 0x779
2869#define ATI_VERB_SET_MULTICHANNEL_67 0x77a
461cf6b3 2870#define ATI_VERB_SET_HBR_CONTROL 0x77c
5a613584
AH		 2871#define ATI_VERB_SET_MULTICHANNEL_1 0x785
2872#define ATI_VERB_SET_MULTICHANNEL_3 0x786
2873#define ATI_VERB_SET_MULTICHANNEL_5 0x787
2874#define ATI_VERB_SET_MULTICHANNEL_7 0x788
2875#define ATI_VERB_SET_MULTICHANNEL_MODE 0x789
2876#define ATI_VERB_GET_CHANNEL_ALLOCATION 0xf71
2877#define ATI_VERB_GET_DOWNMIX_INFO 0xf72
2878#define ATI_VERB_GET_MULTICHANNEL_01 0xf77
2879#define ATI_VERB_GET_MULTICHANNEL_23 0xf78
2880#define ATI_VERB_GET_MULTICHANNEL_45 0xf79
2881#define ATI_VERB_GET_MULTICHANNEL_67 0xf7a
461cf6b3 2882#define ATI_VERB_GET_HBR_CONTROL 0xf7c
5a613584
AH		 2883#define ATI_VERB_GET_MULTICHANNEL_1 0xf85
2884#define ATI_VERB_GET_MULTICHANNEL_3 0xf86
2885#define ATI_VERB_GET_MULTICHANNEL_5 0xf87
2886#define ATI_VERB_GET_MULTICHANNEL_7 0xf88
2887#define ATI_VERB_GET_MULTICHANNEL_MODE 0xf89
2888
84d69e79
AH		 2889/* AMD specific HDA cvt verbs */
2890#define ATI_VERB_SET_RAMP_RATE 0x770
2891#define ATI_VERB_GET_RAMP_RATE 0xf70
2892
5a613584
AH		 2893#define ATI_OUT_ENABLE 0x1
2894
2895#define ATI_MULTICHANNEL_MODE_PAIRED 0
2896#define ATI_MULTICHANNEL_MODE_SINGLE 1
2897
461cf6b3
AH		 2898#define ATI_HBR_CAPABLE 0x01
2899#define ATI_HBR_ENABLE 0x10
2900
89250f84
AH		 2901static int atihdmi_pin_get_eld(struct hda_codec *codec, hda_nid_t nid,
2902 unsigned char *buf, int *eld_size)
2903{
2904 /* call hda_eld.c ATI/AMD-specific function */
2905 return snd_hdmi_get_eld_ati(codec, nid, buf, eld_size,
2906 is_amdhdmi_rev3_or_later(codec));
2907}
2908
5a613584
AH		 2909static void atihdmi_pin_setup_infoframe(struct hda_codec *codec, hda_nid_t pin_nid, int ca,
2910 int active_channels, int conn_type)
2911{
2912 snd_hda_codec_write(codec, pin_nid, 0, ATI_VERB_SET_CHANNEL_ALLOCATION, ca);
2913}
2914
2915static int atihdmi_paired_swap_fc_lfe(int pos)
2916{
2917 /*
2918 * ATI/AMD have automatic FC/LFE swap built-in
2919 * when in pairwise mapping mode.
2920 */
2921
2922 switch (pos) {
2923 /* see channel_allocations[].speakers[] */
2924 case 2: return 3;
2925 case 3: return 2;
2926 default: break;
2927 }
2928
2929 return pos;
2930}
2931
2932static int atihdmi_paired_chmap_validate(int ca, int chs, unsigned char *map)
2933{
2934 struct cea_channel_speaker_allocation *cap;
2935 int i, j;
2936
2937 /* check that only channel pairs need to be remapped on old pre-rev3 ATI/AMD */
2938
2939 cap = &channel_allocations[get_channel_allocation_order(ca)];
2940 for (i = 0; i < chs; ++i) {
2941 int mask = to_spk_mask(map[i]);
2942 bool ok = false;
2943 bool companion_ok = false;
2944
2945 if (!mask)
2946 continue;
2947
2948 for (j = 0 + i % 2; j < 8; j += 2) {
2949 int chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j);
2950 if (cap->speakers[chan_idx] == mask) {
2951 /* channel is in a supported position */
2952 ok = true;
2953
2954 if (i % 2 == 0 && i + 1 < chs) {
2955 /* even channel, check the odd companion */
2956 int comp_chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j + 1);
2957 int comp_mask_req = to_spk_mask(map[i+1]);
2958 int comp_mask_act = cap->speakers[comp_chan_idx];
2959
2960 if (comp_mask_req == comp_mask_act)
2961 companion_ok = true;
2962 else
2963 return -EINVAL;
2964 }
2965 break;
2966 }
2967 }
2968
2969 if (!ok)
2970 return -EINVAL;
2971
2972 if (companion_ok)
2973 i++; /* companion channel already checked */
2974 }
2975
2976 return 0;
2977}
2978
2979static int atihdmi_pin_set_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
2980 int hdmi_slot, int stream_channel)
2981{
2982 int verb;
2983 int ati_channel_setup = 0;
2984
2985 if (hdmi_slot > 7)
2986 return -EINVAL;
2987
2988 if (!has_amd_full_remap_support(codec)) {
2989 hdmi_slot = atihdmi_paired_swap_fc_lfe(hdmi_slot);
2990
2991 /* In case this is an odd slot but without stream channel, do not
2992 * disable the slot since the corresponding even slot could have a
2993 * channel. In case neither have a channel, the slot pair will be
2994 * disabled when this function is called for the even slot. */
2995 if (hdmi_slot % 2 != 0 && stream_channel == 0xf)
2996 return 0;
2997
2998 hdmi_slot -= hdmi_slot % 2;
2999
3000 if (stream_channel != 0xf)
3001 stream_channel -= stream_channel % 2;
3002 }
3003
3004 verb = ATI_VERB_SET_MULTICHANNEL_01 + hdmi_slot/2 + (hdmi_slot % 2) * 0x00e;
3005
3006 /* ati_channel_setup format: [7..4] = stream_channel_id, [1] = mute, [0] = enable */
3007
3008 if (stream_channel != 0xf)
3009 ati_channel_setup = (stream_channel << 4) | ATI_OUT_ENABLE;
3010
3011 return snd_hda_codec_write(codec, pin_nid, 0, verb, ati_channel_setup);
3012}
3013
3014static int atihdmi_pin_get_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
3015 int asp_slot)
3016{
3017 bool was_odd = false;
3018 int ati_asp_slot = asp_slot;
3019 int verb;
3020 int ati_channel_setup;
3021
3022 if (asp_slot > 7)
3023 return -EINVAL;
3024
3025 if (!has_amd_full_remap_support(codec)) {
3026 ati_asp_slot = atihdmi_paired_swap_fc_lfe(asp_slot);
3027 if (ati_asp_slot % 2 != 0) {
3028 ati_asp_slot -= 1;
3029 was_odd = true;
3030 }
3031 }
3032
3033 verb = ATI_VERB_GET_MULTICHANNEL_01 + ati_asp_slot/2 + (ati_asp_slot % 2) * 0x00e;
3034
3035 ati_channel_setup = snd_hda_codec_read(codec, pin_nid, 0, verb, 0);
3036
3037 if (!(ati_channel_setup & ATI_OUT_ENABLE))
3038 return 0xf;
3039
3040 return ((ati_channel_setup & 0xf0) >> 4) + !!was_odd;
3041}
84eb01be 3042
5a613584
AH		 3043static int atihdmi_paired_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
3044 int channels)
3045{
3046 int c;
3047
3048 /*
3049 * Pre-rev3 ATI/AMD codecs operate in a paired channel mode, so
3050 * we need to take that into account (a single channel may take 2
3051 * channel slots if we need to carry a silent channel next to it).
3052 * On Rev3+ AMD codecs this function is not used.
3053 */
3054 int chanpairs = 0;
3055
3056 /* We only produce even-numbered channel count TLVs */
3057 if ((channels % 2) != 0)
3058 return -1;
3059
3060 for (c = 0; c < 7; c += 2) {
3061 if (cap->speakers[c] || cap->speakers[c+1])
3062 chanpairs++;
3063 }
3064
3065 if (chanpairs * 2 != channels)
3066 return -1;
3067
3068 return SNDRV_CTL_TLVT_CHMAP_PAIRED;
3069}
3070
3071static void atihdmi_paired_cea_alloc_to_tlv_chmap(struct cea_channel_speaker_allocation *cap,
3072 unsigned int *chmap, int channels)
3073{
3074 /* produce paired maps for pre-rev3 ATI/AMD codecs */
3075 int count = 0;
3076 int c;
3077
3078 for (c = 7; c >= 0; c--) {
3079 int chan = 7 - atihdmi_paired_swap_fc_lfe(7 - c);
3080 int spk = cap->speakers[chan];
3081 if (!spk) {
3082 /* add N/A channel if the companion channel is occupied */
3083 if (cap->speakers[chan + (chan % 2 ? -1 : 1)])
3084 chmap[count++] = SNDRV_CHMAP_NA;
3085
3086 continue;
3087 }
3088
3089 chmap[count++] = spk_to_chmap(spk);
3090 }
3091
3092 WARN_ON(count != channels);
3093}
3094
461cf6b3
AH		 3095static int atihdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
3096 bool hbr)
3097{
3098 int hbr_ctl, hbr_ctl_new;
3099
3100 hbr_ctl = snd_hda_codec_read(codec, pin_nid, 0, ATI_VERB_GET_HBR_CONTROL, 0);
13122e6e 3101 if (hbr_ctl >= 0 && (hbr_ctl & ATI_HBR_CAPABLE)) {
461cf6b3
AH		 3102 if (hbr)
3103 hbr_ctl_new = hbr_ctl | ATI_HBR_ENABLE;
3104 else
3105 hbr_ctl_new = hbr_ctl & ~ATI_HBR_ENABLE;
3106
3107 snd_printdd("atihdmi_pin_hbr_setup: "
3108 "NID=0x%x, %shbr-ctl=0x%x\n",
3109 pin_nid,
3110 hbr_ctl == hbr_ctl_new ? "" : "new-",
3111 hbr_ctl_new);
3112
3113 if (hbr_ctl != hbr_ctl_new)
3114 snd_hda_codec_write(codec, pin_nid, 0,
3115 ATI_VERB_SET_HBR_CONTROL,
3116 hbr_ctl_new);
3117
3118 } else if (hbr)
3119 return -EINVAL;
3120
3121 return 0;
3122}
3123
84d69e79
AH		 3124static int atihdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
3125 hda_nid_t pin_nid, u32 stream_tag, int format)
3126{
3127
3128 if (is_amdhdmi_rev3_or_later(codec)) {
3129 int ramp_rate = 180; /* default as per AMD spec */
3130 /* disable ramp-up/down for non-pcm as per AMD spec */
3131 if (format & AC_FMT_TYPE_NON_PCM)
3132 ramp_rate = 0;
3133
3134 snd_hda_codec_write(codec, cvt_nid, 0, ATI_VERB_SET_RAMP_RATE, ramp_rate);
3135 }
3136
3137 return hdmi_setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
3138}
3139
3140
5a613584 3141static int atihdmi_init(struct hda_codec *codec)
84eb01be
TI		 3142{
3143 struct hdmi_spec *spec = codec->spec;
5a613584 3144 int pin_idx, err;
84eb01be 3145
5a613584
AH		 3146 err = generic_hdmi_init(codec);
3147
3148 if (err)
84eb01be 3149 return err;
5a613584
AH		 3150
3151 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
3152 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
3153
3154 /* make sure downmix information in infoframe is zero */
3155 snd_hda_codec_write(codec, per_pin->pin_nid, 0, ATI_VERB_SET_DOWNMIX_INFO, 0);
3156
3157 /* enable channel-wise remap mode if supported */
3158 if (has_amd_full_remap_support(codec))
3159 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
3160 ATI_VERB_SET_MULTICHANNEL_MODE,
3161 ATI_MULTICHANNEL_MODE_SINGLE);
84eb01be 3162 }
5a613584 3163
84eb01be
TI		 3164 return 0;
3165}
3166
84eb01be
TI		 3167static int patch_atihdmi(struct hda_codec *codec)
3168{
3169 struct hdmi_spec *spec;
5a613584
AH		 3170 struct hdmi_spec_per_cvt *per_cvt;
3171 int err, cvt_idx;
3172
3173 err = patch_generic_hdmi(codec);
3174
3175 if (err)
d0b1252d 3176 return err;
5a613584
AH		 3177
3178 codec->patch_ops.init = atihdmi_init;
3179
d0b1252d 3180 spec = codec->spec;
5a613584 3181
89250f84 3182 spec->ops.pin_get_eld = atihdmi_pin_get_eld;
5a613584
AH		 3183 spec->ops.pin_get_slot_channel = atihdmi_pin_get_slot_channel;
3184 spec->ops.pin_set_slot_channel = atihdmi_pin_set_slot_channel;
3185 spec->ops.pin_setup_infoframe = atihdmi_pin_setup_infoframe;
461cf6b3 3186 spec->ops.pin_hbr_setup = atihdmi_pin_hbr_setup;
84d69e79 3187 spec->ops.setup_stream = atihdmi_setup_stream;
5a613584
AH		 3188
3189 if (!has_amd_full_remap_support(codec)) {
3190 /* override to ATI/AMD-specific versions with pairwise mapping */
3191 spec->ops.chmap_cea_alloc_validate_get_type =
3192 atihdmi_paired_chmap_cea_alloc_validate_get_type;
3193 spec->ops.cea_alloc_to_tlv_chmap = atihdmi_paired_cea_alloc_to_tlv_chmap;
3194 spec->ops.chmap_validate = atihdmi_paired_chmap_validate;
3195 }
3196
3197 /* ATI/AMD converters do not advertise all of their capabilities */
3198 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
3199 per_cvt = get_cvt(spec, cvt_idx);
3200 per_cvt->channels_max = max(per_cvt->channels_max, 8u);
3201 per_cvt->rates |= SUPPORTED_RATES;
3202 per_cvt->formats |= SUPPORTED_FORMATS;
3203 per_cvt->maxbps = max(per_cvt->maxbps, 24u);
3204 }
3205
3206 spec->channels_max = max(spec->channels_max, 8u);
3207
84eb01be
TI		 3208 return 0;
3209}
3210
3de5ff88
AL		 3211/* VIA HDMI Implementation */
3212#define VIAHDMI_CVT_NID 0x02 /* audio converter1 */
3213#define VIAHDMI_PIN_NID 0x03 /* HDMI output pin1 */
3214
3de5ff88
AL		 3215static int patch_via_hdmi(struct hda_codec *codec)
3216{
250e41ac 3217 return patch_simple_hdmi(codec, VIAHDMI_CVT_NID, VIAHDMI_PIN_NID);
3de5ff88 3218}
84eb01be
TI		 3219
3220/*
3221 * patch entries
3222 */
fb79e1e0 3223static const struct hda_codec_preset snd_hda_preset_hdmi[] = {
84eb01be
TI		 3224{ .id = 0x1002793c, .name = "RS600 HDMI", .patch = patch_atihdmi },
3225{ .id = 0x10027919, .name = "RS600 HDMI", .patch = patch_atihdmi },
3226{ .id = 0x1002791a, .name = "RS690/780 HDMI", .patch = patch_atihdmi },
5a613584 3227{ .id = 0x1002aa01, .name = "R6xx HDMI", .patch = patch_atihdmi },
84eb01be
TI		 3228{ .id = 0x10951390, .name = "SiI1390 HDMI", .patch = patch_generic_hdmi },
3229{ .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_generic_hdmi },
3230{ .id = 0x17e80047, .name = "Chrontel HDMI", .patch = patch_generic_hdmi },
3231{ .id = 0x10de0002, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3232{ .id = 0x10de0003, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3233{ .id = 0x10de0005, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3234{ .id = 0x10de0006, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3235{ .id = 0x10de0007, .name = "MCP79/7A HDMI", .patch = patch_nvhdmi_8ch_7x },
611885bc
AH		 3236{ .id = 0x10de000a, .name = "GPU 0a HDMI/DP", .patch = patch_nvhdmi },
3237{ .id = 0x10de000b, .name = "GPU 0b HDMI/DP", .patch = patch_nvhdmi },
3238{ .id = 0x10de000c, .name = "MCP89 HDMI", .patch = patch_nvhdmi },
3239{ .id = 0x10de000d, .name = "GPU 0d HDMI/DP", .patch = patch_nvhdmi },
3240{ .id = 0x10de0010, .name = "GPU 10 HDMI/DP", .patch = patch_nvhdmi },
3241{ .id = 0x10de0011, .name = "GPU 11 HDMI/DP", .patch = patch_nvhdmi },
3242{ .id = 0x10de0012, .name = "GPU 12 HDMI/DP", .patch = patch_nvhdmi },
3243{ .id = 0x10de0013, .name = "GPU 13 HDMI/DP", .patch = patch_nvhdmi },
3244{ .id = 0x10de0014, .name = "GPU 14 HDMI/DP", .patch = patch_nvhdmi },
3245{ .id = 0x10de0015, .name = "GPU 15 HDMI/DP", .patch = patch_nvhdmi },
3246{ .id = 0x10de0016, .name = "GPU 16 HDMI/DP", .patch = patch_nvhdmi },
c8900a0f 3247/* 17 is known to be absent */
611885bc
AH		 3248{ .id = 0x10de0018, .name = "GPU 18 HDMI/DP", .patch = patch_nvhdmi },
3249{ .id = 0x10de0019, .name = "GPU 19 HDMI/DP", .patch = patch_nvhdmi },
3250{ .id = 0x10de001a, .name = "GPU 1a HDMI/DP", .patch = patch_nvhdmi },
3251{ .id = 0x10de001b, .name = "GPU 1b HDMI/DP", .patch = patch_nvhdmi },
3252{ .id = 0x10de001c, .name = "GPU 1c HDMI/DP", .patch = patch_nvhdmi },
3253{ .id = 0x10de0040, .name = "GPU 40 HDMI/DP", .patch = patch_nvhdmi },
3254{ .id = 0x10de0041, .name = "GPU 41 HDMI/DP", .patch = patch_nvhdmi },
3255{ .id = 0x10de0042, .name = "GPU 42 HDMI/DP", .patch = patch_nvhdmi },
3256{ .id = 0x10de0043, .name = "GPU 43 HDMI/DP", .patch = patch_nvhdmi },
3257{ .id = 0x10de0044, .name = "GPU 44 HDMI/DP", .patch = patch_nvhdmi },
3258{ .id = 0x10de0051, .name = "GPU 51 HDMI/DP", .patch = patch_nvhdmi },
3259{ .id = 0x10de0060, .name = "GPU 60 HDMI/DP", .patch = patch_nvhdmi },
84eb01be
TI		 3260{ .id = 0x10de0067, .name = "MCP67 HDMI", .patch = patch_nvhdmi_2ch },
3261{ .id = 0x10de8001, .name = "MCP73 HDMI", .patch = patch_nvhdmi_2ch },
3de5ff88
AL		 3262{ .id = 0x11069f80, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
3263{ .id = 0x11069f81, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
3264{ .id = 0x11069f84, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
3265{ .id = 0x11069f85, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
84eb01be
TI		 3266{ .id = 0x80860054, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
3267{ .id = 0x80862801, .name = "Bearlake HDMI", .patch = patch_generic_hdmi },
3268{ .id = 0x80862802, .name = "Cantiga HDMI", .patch = patch_generic_hdmi },
3269{ .id = 0x80862803, .name = "Eaglelake HDMI", .patch = patch_generic_hdmi },
3270{ .id = 0x80862804, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
3271{ .id = 0x80862805, .name = "CougarPoint HDMI", .patch = patch_generic_hdmi },
591e610d 3272{ .id = 0x80862806, .name = "PantherPoint HDMI", .patch = patch_generic_hdmi },
1c76684d 3273{ .id = 0x80862807, .name = "Haswell HDMI", .patch = patch_generic_hdmi },
6edc59e6 3274{ .id = 0x80862880, .name = "CedarTrail HDMI", .patch = patch_generic_hdmi },
cc1a95d9 3275{ .id = 0x80862882, .name = "Valleyview2 HDMI", .patch = patch_generic_hdmi },
84eb01be
TI		 3276{ .id = 0x808629fb, .name = "Crestline HDMI", .patch = patch_generic_hdmi },
3277{} /* terminator */
3278};
3279
3280MODULE_ALIAS("snd-hda-codec-id:1002793c");
3281MODULE_ALIAS("snd-hda-codec-id:10027919");
3282MODULE_ALIAS("snd-hda-codec-id:1002791a");
3283MODULE_ALIAS("snd-hda-codec-id:1002aa01");
3284MODULE_ALIAS("snd-hda-codec-id:10951390");
3285MODULE_ALIAS("snd-hda-codec-id:10951392");
3286MODULE_ALIAS("snd-hda-codec-id:10de0002");
3287MODULE_ALIAS("snd-hda-codec-id:10de0003");
3288MODULE_ALIAS("snd-hda-codec-id:10de0005");
3289MODULE_ALIAS("snd-hda-codec-id:10de0006");
3290MODULE_ALIAS("snd-hda-codec-id:10de0007");
3291MODULE_ALIAS("snd-hda-codec-id:10de000a");
3292MODULE_ALIAS("snd-hda-codec-id:10de000b");
3293MODULE_ALIAS("snd-hda-codec-id:10de000c");
3294MODULE_ALIAS("snd-hda-codec-id:10de000d");
3295MODULE_ALIAS("snd-hda-codec-id:10de0010");
3296MODULE_ALIAS("snd-hda-codec-id:10de0011");
3297MODULE_ALIAS("snd-hda-codec-id:10de0012");
3298MODULE_ALIAS("snd-hda-codec-id:10de0013");
3299MODULE_ALIAS("snd-hda-codec-id:10de0014");
c8900a0f
RS		 3300MODULE_ALIAS("snd-hda-codec-id:10de0015");
3301MODULE_ALIAS("snd-hda-codec-id:10de0016");
84eb01be
TI		 3302MODULE_ALIAS("snd-hda-codec-id:10de0018");
3303MODULE_ALIAS("snd-hda-codec-id:10de0019");
3304MODULE_ALIAS("snd-hda-codec-id:10de001a");
3305MODULE_ALIAS("snd-hda-codec-id:10de001b");
3306MODULE_ALIAS("snd-hda-codec-id:10de001c");
3307MODULE_ALIAS("snd-hda-codec-id:10de0040");
3308MODULE_ALIAS("snd-hda-codec-id:10de0041");
3309MODULE_ALIAS("snd-hda-codec-id:10de0042");
3310MODULE_ALIAS("snd-hda-codec-id:10de0043");
3311MODULE_ALIAS("snd-hda-codec-id:10de0044");
7ae48b56 3312MODULE_ALIAS("snd-hda-codec-id:10de0051");
d52392b1 3313MODULE_ALIAS("snd-hda-codec-id:10de0060");
84eb01be
TI		 3314MODULE_ALIAS("snd-hda-codec-id:10de0067");
3315MODULE_ALIAS("snd-hda-codec-id:10de8001");
3de5ff88
AL		 3316MODULE_ALIAS("snd-hda-codec-id:11069f80");
3317MODULE_ALIAS("snd-hda-codec-id:11069f81");
3318MODULE_ALIAS("snd-hda-codec-id:11069f84");
3319MODULE_ALIAS("snd-hda-codec-id:11069f85");
84eb01be
TI		 3320MODULE_ALIAS("snd-hda-codec-id:17e80047");
3321MODULE_ALIAS("snd-hda-codec-id:80860054");
3322MODULE_ALIAS("snd-hda-codec-id:80862801");
3323MODULE_ALIAS("snd-hda-codec-id:80862802");
3324MODULE_ALIAS("snd-hda-codec-id:80862803");
3325MODULE_ALIAS("snd-hda-codec-id:80862804");
3326MODULE_ALIAS("snd-hda-codec-id:80862805");
591e610d 3327MODULE_ALIAS("snd-hda-codec-id:80862806");
1c76684d 3328MODULE_ALIAS("snd-hda-codec-id:80862807");
6edc59e6 3329MODULE_ALIAS("snd-hda-codec-id:80862880");
cc1a95d9 3330MODULE_ALIAS("snd-hda-codec-id:80862882");
84eb01be
TI		 3331MODULE_ALIAS("snd-hda-codec-id:808629fb");
3332
3333MODULE_LICENSE("GPL");
3334MODULE_DESCRIPTION("HDMI HD-audio codec");
3335MODULE_ALIAS("snd-hda-codec-intelhdmi");
3336MODULE_ALIAS("snd-hda-codec-nvhdmi");
3337MODULE_ALIAS("snd-hda-codec-atihdmi");
3338
3339static struct hda_codec_preset_list intel_list = {
3340 .preset = snd_hda_preset_hdmi,
3341 .owner = THIS_MODULE,
3342};
3343
3344static int __init patch_hdmi_init(void)
3345{
3346 return snd_hda_add_codec_preset(&intel_list);
3347}
3348
3349static void __exit patch_hdmi_exit(void)
3350{
3351 snd_hda_delete_codec_preset(&intel_list);
3352}
3353
3354module_init(patch_hdmi_init)
3355module_exit(patch_hdmi_exit)
Linux 6.x block layer and io_uring tree(s)