projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - Store PCM parameters properly in HDMI open callback
[linux-block.git] / sound / pci / hda / patch_hdmi.c
CommitLineData
079d88cc
WF		 1/*
2 *
3 * patch_hdmi.c - routines for HDMI/DisplayPort codecs
4 *
5 * Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
84eb01be
TI		 6 * Copyright (c) 2006 ATI Technologies Inc.
7 * Copyright (c) 2008 NVIDIA Corp. All rights reserved.
8 * Copyright (c) 2008 Wei Ni <wni@nvidia.com>
079d88cc
WF		 9 *
10 * Authors:
11 * Wu Fengguang <wfg@linux.intel.com>
12 *
13 * Maintained by:
14 * Wu Fengguang <wfg@linux.intel.com>
15 *
16 * This program is free software; you can redistribute it and/or modify it
17 * under the terms of the GNU General Public License as published by the Free
18 * Software Foundation; either version 2 of the License, or (at your option)
19 * any later version.
20 *
21 * This program is distributed in the hope that it will be useful, but
22 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
23 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
24 * for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software Foundation,
28 * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
29 */
30
84eb01be
TI		 31#include <linux/init.h>
32#include <linux/delay.h>
33#include <linux/slab.h>
0ebaa24c 34#include <linux/moduleparam.h>
84eb01be
TI		 35#include <sound/core.h>
36#include "hda_codec.h"
37#include "hda_local.h"
38
0ebaa24c
TI		 39static bool static_hdmi_pcm;
40module_param(static_hdmi_pcm, bool, 0644);
41MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
42
84eb01be
TI		 43/*
44 * The HDMI/DisplayPort configuration can be highly dynamic. A graphics device
45 * could support two independent pipes, each of them can be connected to one or
46 * more ports (DVI, HDMI or DisplayPort).
47 *
48 * The HDA correspondence of pipes/ports are converter/pin nodes.
49 */
50#define MAX_HDMI_CVTS 3
51#define MAX_HDMI_PINS 3
079d88cc
WF		 52
53struct hdmi_spec {
54 int num_cvts;
55 int num_pins;
56 hda_nid_t cvt[MAX_HDMI_CVTS+1]; /* audio sources */
57 hda_nid_t pin[MAX_HDMI_PINS+1]; /* audio sinks */
58
59 /*
60 * source connection for each pin
61 */
62 hda_nid_t pin_cvt[MAX_HDMI_PINS+1];
63
64 /*
65 * HDMI sink attached to each pin
66 */
67 struct hdmi_eld sink_eld[MAX_HDMI_PINS];
68
69 /*
70 * export one pcm per pipe
71 */
72 struct hda_pcm pcm_rec[MAX_HDMI_CVTS];
bbbe3390 73 struct hda_pcm_stream codec_pcm_pars[MAX_HDMI_CVTS];
079d88cc
WF		 74
75 /*
84eb01be 76 * ati/nvhdmi specific
079d88cc
WF		 77 */
78 struct hda_multi_out multiout;
84eb01be 79 struct hda_pcm_stream *pcm_playback;
38faddb1
TI		 80
81 /* misc flags */
82 /* PD bit indicates only the update, not the current state */
83 unsigned int old_pin_detect:1;
079d88cc
WF		 84};
85
86
87struct hdmi_audio_infoframe {
88 u8 type; /* 0x84 */
89 u8 ver; /* 0x01 */
90 u8 len; /* 0x0a */
91
53d7d69d
WF		 92 u8 checksum;
93
079d88cc
WF		 94 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
95 u8 SS01_SF24;
96 u8 CXT04;
97 u8 CA;
98 u8 LFEPBL01_LSV36_DM_INH7;
53d7d69d
WF		 99};
100
101struct dp_audio_infoframe {
102 u8 type; /* 0x84 */
103 u8 len; /* 0x1b */
104 u8 ver; /* 0x11 << 2 */
105
106 u8 CC02_CT47; /* match with HDMI infoframe from this on */
107 u8 SS01_SF24;
108 u8 CXT04;
109 u8 CA;
110 u8 LFEPBL01_LSV36_DM_INH7;
079d88cc
WF		 111};
112
113/*
114 * CEA speaker placement:
115 *
116 * FLH FCH FRH
117 * FLW FL FLC FC FRC FR FRW
118 *
119 * LFE
120 * TC
121 *
122 * RL RLC RC RRC RR
123 *
124 * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
125 * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
126 */
127enum cea_speaker_placement {
128 FL = (1 << 0), /* Front Left */
129 FC = (1 << 1), /* Front Center */
130 FR = (1 << 2), /* Front Right */
131 FLC = (1 << 3), /* Front Left Center */
132 FRC = (1 << 4), /* Front Right Center */
133 RL = (1 << 5), /* Rear Left */
134 RC = (1 << 6), /* Rear Center */
135 RR = (1 << 7), /* Rear Right */
136 RLC = (1 << 8), /* Rear Left Center */
137 RRC = (1 << 9), /* Rear Right Center */
138 LFE = (1 << 10), /* Low Frequency Effect */
139 FLW = (1 << 11), /* Front Left Wide */
140 FRW = (1 << 12), /* Front Right Wide */
141 FLH = (1 << 13), /* Front Left High */
142 FCH = (1 << 14), /* Front Center High */
143 FRH = (1 << 15), /* Front Right High */
144 TC = (1 << 16), /* Top Center */
145};
146
147/*
148 * ELD SA bits in the CEA Speaker Allocation data block
149 */
150static int eld_speaker_allocation_bits[] = {
151 [0] = FL | FR,
152 [1] = LFE,
153 [2] = FC,
154 [3] = RL | RR,
155 [4] = RC,
156 [5] = FLC | FRC,
157 [6] = RLC | RRC,
158 /* the following are not defined in ELD yet */
159 [7] = FLW | FRW,
160 [8] = FLH | FRH,
161 [9] = TC,
162 [10] = FCH,
163};
164
165struct cea_channel_speaker_allocation {
166 int ca_index;
167 int speakers[8];
168
169 /* derived values, just for convenience */
170 int channels;
171 int spk_mask;
172};
173
174/*
175 * ALSA sequence is:
176 *
177 * surround40 surround41 surround50 surround51 surround71
178 * ch0 front left = = = =
179 * ch1 front right = = = =
180 * ch2 rear left = = = =
181 * ch3 rear right = = = =
182 * ch4 LFE center center center
183 * ch5 LFE LFE
184 * ch6 side left
185 * ch7 side right
186 *
187 * surround71 = {FL, FR, RLC, RRC, FC, LFE, RL, RR}
188 */
189static int hdmi_channel_mapping[0x32][8] = {
190 /* stereo */
191 [0x00] = { 0x00, 0x11, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
192 /* 2.1 */
193 [0x01] = { 0x00, 0x11, 0x22, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
194 /* Dolby Surround */
195 [0x02] = { 0x00, 0x11, 0x23, 0xf2, 0xf4, 0xf5, 0xf6, 0xf7 },
196 /* surround40 */
197 [0x08] = { 0x00, 0x11, 0x24, 0x35, 0xf3, 0xf2, 0xf6, 0xf7 },
198 /* 4ch */
199 [0x03] = { 0x00, 0x11, 0x23, 0x32, 0x44, 0xf5, 0xf6, 0xf7 },
200 /* surround41 */
9396d317 201 [0x09] = { 0x00, 0x11, 0x24, 0x35, 0x42, 0xf3, 0xf6, 0xf7 },
079d88cc
WF		 202 /* surround50 */
203 [0x0a] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0xf2, 0xf6, 0xf7 },
204 /* surround51 */
205 [0x0b] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0x52, 0xf6, 0xf7 },
206 /* 7.1 */
207 [0x13] = { 0x00, 0x11, 0x26, 0x37, 0x43, 0x52, 0x64, 0x75 },
208};
209
210/*
211 * This is an ordered list!
212 *
213 * The preceding ones have better chances to be selected by
53d7d69d 214 * hdmi_channel_allocation().
079d88cc
WF		 215 */
216static struct cea_channel_speaker_allocation channel_allocations[] = {
217/* channel: 7 6 5 4 3 2 1 0 */
218{ .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
219 /* 2.1 */
220{ .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
221 /* Dolby Surround */
222{ .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
223 /* surround40 */
224{ .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
225 /* surround41 */
226{ .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
227 /* surround50 */
228{ .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
229 /* surround51 */
230{ .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
231 /* 6.1 */
232{ .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
233 /* surround71 */
234{ .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
235
236{ .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
237{ .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
238{ .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
239{ .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
240{ .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
241{ .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
242{ .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
243{ .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
244{ .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
245{ .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
246{ .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
247{ .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
248{ .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
249{ .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
250{ .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
251{ .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
252{ .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
253{ .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
254{ .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
255{ .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
256{ .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
257{ .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
258{ .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
259{ .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
260{ .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
261{ .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
262{ .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
263{ .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
264{ .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
265{ .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
266{ .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
267{ .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
268{ .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
269{ .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
270{ .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
271{ .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
272{ .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
273{ .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
274{ .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
275{ .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
276{ .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
277};
278
279
280/*
281 * HDMI routines
282 */
283
284static int hda_node_index(hda_nid_t *nids, hda_nid_t nid)
285{
286 int i;
287
288 for (i = 0; nids[i]; i++)
289 if (nids[i] == nid)
290 return i;
291
292 snd_printk(KERN_WARNING "HDMI: nid %d not registered\n", nid);
293 return -EINVAL;
294}
295
296static void hdmi_get_show_eld(struct hda_codec *codec, hda_nid_t pin_nid,
297 struct hdmi_eld *eld)
298{
299 if (!snd_hdmi_get_eld(eld, codec, pin_nid))
300 snd_hdmi_show_eld(eld);
301}
302
303#ifdef BE_PARANOID
304static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
305 int *packet_index, int *byte_index)
306{
307 int val;
308
309 val = snd_hda_codec_read(codec, pin_nid, 0,
310 AC_VERB_GET_HDMI_DIP_INDEX, 0);
311
312 *packet_index = val >> 5;
313 *byte_index = val & 0x1f;
314}
315#endif
316
317static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
318 int packet_index, int byte_index)
319{
320 int val;
321
322 val = (packet_index << 5) | (byte_index & 0x1f);
323
324 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
325}
326
327static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
328 unsigned char val)
329{
330 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
331}
332
333static void hdmi_enable_output(struct hda_codec *codec, hda_nid_t pin_nid)
334{
335 /* Unmute */
336 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
337 snd_hda_codec_write(codec, pin_nid, 0,
338 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
339 /* Enable pin out */
340 snd_hda_codec_write(codec, pin_nid, 0,
341 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
342}
343
344static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t nid)
345{
346 return 1 + snd_hda_codec_read(codec, nid, 0,
347 AC_VERB_GET_CVT_CHAN_COUNT, 0);
348}
349
350static void hdmi_set_channel_count(struct hda_codec *codec,
351 hda_nid_t nid, int chs)
352{
353 if (chs != hdmi_get_channel_count(codec, nid))
354 snd_hda_codec_write(codec, nid, 0,
355 AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
356}
357
358
359/*
360 * Channel mapping routines
361 */
362
363/*
364 * Compute derived values in channel_allocations[].
365 */
366static void init_channel_allocations(void)
367{
368 int i, j;
369 struct cea_channel_speaker_allocation *p;
370
371 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
372 p = channel_allocations + i;
373 p->channels = 0;
374 p->spk_mask = 0;
375 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
376 if (p->speakers[j]) {
377 p->channels++;
378 p->spk_mask |= p->speakers[j];
379 }
380 }
381}
382
383/*
384 * The transformation takes two steps:
385 *
386 * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
387 * spk_mask => (channel_allocations[]) => ai->CA
388 *
389 * TODO: it could select the wrong CA from multiple candidates.
390*/
53d7d69d
WF		 391static int hdmi_channel_allocation(struct hda_codec *codec, hda_nid_t nid,
392 int channels)
079d88cc
WF		 393{
394 struct hdmi_spec *spec = codec->spec;
395 struct hdmi_eld *eld;
396 int i;
53d7d69d 397 int ca = 0;
079d88cc 398 int spk_mask = 0;
079d88cc
WF		 399 char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
400
401 /*
402 * CA defaults to 0 for basic stereo audio
403 */
404 if (channels <= 2)
405 return 0;
406
407 i = hda_node_index(spec->pin_cvt, nid);
408 if (i < 0)
409 return 0;
410 eld = &spec->sink_eld[i];
411
412 /*
413 * HDMI sink's ELD info cannot always be retrieved for now, e.g.
414 * in console or for audio devices. Assume the highest speakers
415 * configuration, to _not_ prohibit multi-channel audio playback.
416 */
417 if (!eld->spk_alloc)
418 eld->spk_alloc = 0xffff;
419
420 /*
421 * expand ELD's speaker allocation mask
422 *
423 * ELD tells the speaker mask in a compact(paired) form,
424 * expand ELD's notions to match the ones used by Audio InfoFrame.
425 */
426 for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
427 if (eld->spk_alloc & (1 << i))
428 spk_mask |= eld_speaker_allocation_bits[i];
429 }
430
431 /* search for the first working match in the CA table */
432 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
433 if (channels == channel_allocations[i].channels &&
434 (spk_mask & channel_allocations[i].spk_mask) ==
435 channel_allocations[i].spk_mask) {
53d7d69d 436 ca = channel_allocations[i].ca_index;
079d88cc
WF		 437 break;
438 }
439 }
440
441 snd_print_channel_allocation(eld->spk_alloc, buf, sizeof(buf));
2abbf439 442 snd_printdd("HDMI: select CA 0x%x for %d-channel allocation: %s\n",
53d7d69d 443 ca, channels, buf);
079d88cc 444
53d7d69d 445 return ca;
079d88cc
WF		 446}
447
448static void hdmi_debug_channel_mapping(struct hda_codec *codec,
449 hda_nid_t pin_nid)
450{
451#ifdef CONFIG_SND_DEBUG_VERBOSE
452 int i;
453 int slot;
454
455 for (i = 0; i < 8; i++) {
456 slot = snd_hda_codec_read(codec, pin_nid, 0,
457 AC_VERB_GET_HDMI_CHAN_SLOT, i);
458 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
459 slot >> 4, slot & 0xf);
460 }
461#endif
462}
463
464
465static void hdmi_setup_channel_mapping(struct hda_codec *codec,
466 hda_nid_t pin_nid,
53d7d69d 467 int ca)
079d88cc
WF		 468{
469 int i;
079d88cc
WF		 470 int err;
471
472 if (hdmi_channel_mapping[ca][1] == 0) {
473 for (i = 0; i < channel_allocations[ca].channels; i++)
474 hdmi_channel_mapping[ca][i] = i | (i << 4);
475 for (; i < 8; i++)
476 hdmi_channel_mapping[ca][i] = 0xf | (i << 4);
477 }
478
479 for (i = 0; i < 8; i++) {
480 err = snd_hda_codec_write(codec, pin_nid, 0,
481 AC_VERB_SET_HDMI_CHAN_SLOT,
482 hdmi_channel_mapping[ca][i]);
483 if (err) {
2abbf439
WF		 484 snd_printdd(KERN_NOTICE
485 "HDMI: channel mapping failed\n");
079d88cc
WF		 486 break;
487 }
488 }
489
490 hdmi_debug_channel_mapping(codec, pin_nid);
491}
492
493
494/*
495 * Audio InfoFrame routines
496 */
497
498/*
499 * Enable Audio InfoFrame Transmission
500 */
501static void hdmi_start_infoframe_trans(struct hda_codec *codec,
502 hda_nid_t pin_nid)
503{
504 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
505 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
506 AC_DIPXMIT_BEST);
507}
508
509/*
510 * Disable Audio InfoFrame Transmission
511 */
512static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
513 hda_nid_t pin_nid)
514{
515 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
516 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
517 AC_DIPXMIT_DISABLE);
518}
519
520static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
521{
522#ifdef CONFIG_SND_DEBUG_VERBOSE
523 int i;
524 int size;
525
526 size = snd_hdmi_get_eld_size(codec, pin_nid);
527 printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
528
529 for (i = 0; i < 8; i++) {
530 size = snd_hda_codec_read(codec, pin_nid, 0,
531 AC_VERB_GET_HDMI_DIP_SIZE, i);
532 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
533 }
534#endif
535}
536
537static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
538{
539#ifdef BE_PARANOID
540 int i, j;
541 int size;
542 int pi, bi;
543 for (i = 0; i < 8; i++) {
544 size = snd_hda_codec_read(codec, pin_nid, 0,
545 AC_VERB_GET_HDMI_DIP_SIZE, i);
546 if (size == 0)
547 continue;
548
549 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
550 for (j = 1; j < 1000; j++) {
551 hdmi_write_dip_byte(codec, pin_nid, 0x0);
552 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
553 if (pi != i)
554 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
555 bi, pi, i);
556 if (bi == 0) /* byte index wrapped around */
557 break;
558 }
559 snd_printd(KERN_INFO
560 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
561 i, size, j);
562 }
563#endif
564}
565
53d7d69d 566static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
079d88cc 567{
53d7d69d 568 u8 *bytes = (u8 *)hdmi_ai;
079d88cc
WF		 569 u8 sum = 0;
570 int i;
571
53d7d69d 572 hdmi_ai->checksum = 0;
079d88cc 573
53d7d69d 574 for (i = 0; i < sizeof(*hdmi_ai); i++)
079d88cc
WF		 575 sum += bytes[i];
576
53d7d69d 577 hdmi_ai->checksum = -sum;
079d88cc
WF		 578}
579
580static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
581 hda_nid_t pin_nid,
53d7d69d 582 u8 *dip, int size)
079d88cc 583{
079d88cc
WF		 584 int i;
585
586 hdmi_debug_dip_size(codec, pin_nid);
587 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
588
079d88cc 589 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d
WF		 590 for (i = 0; i < size; i++)
591 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
079d88cc
WF		 592}
593
594static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
53d7d69d 595 u8 *dip, int size)
079d88cc 596{
079d88cc
WF		 597 u8 val;
598 int i;
599
600 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
601 != AC_DIPXMIT_BEST)
602 return false;
603
604 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
53d7d69d 605 for (i = 0; i < size; i++) {
079d88cc
WF		 606 val = snd_hda_codec_read(codec, pin_nid, 0,
607 AC_VERB_GET_HDMI_DIP_DATA, 0);
53d7d69d 608 if (val != dip[i])
079d88cc
WF		 609 return false;
610 }
611
612 return true;
613}
614
615static void hdmi_setup_audio_infoframe(struct hda_codec *codec, hda_nid_t nid,
616 struct snd_pcm_substream *substream)
617{
618 struct hdmi_spec *spec = codec->spec;
619 hda_nid_t pin_nid;
53d7d69d
WF		 620 int channels = substream->runtime->channels;
621 int ca;
079d88cc 622 int i;
53d7d69d
WF		 623 u8 ai[max(sizeof(struct hdmi_audio_infoframe),
624 sizeof(struct dp_audio_infoframe))];
079d88cc 625
53d7d69d 626 ca = hdmi_channel_allocation(codec, nid, channels);
079d88cc
WF		 627
628 for (i = 0; i < spec->num_pins; i++) {
629 if (spec->pin_cvt[i] != nid)
630 continue;
631 if (!spec->sink_eld[i].monitor_present)
632 continue;
633
634 pin_nid = spec->pin[i];
53d7d69d
WF		 635
636 memset(ai, 0, sizeof(ai));
637 if (spec->sink_eld[i].conn_type == 0) { /* HDMI */
638 struct hdmi_audio_infoframe *hdmi_ai;
639
640 hdmi_ai = (struct hdmi_audio_infoframe *)ai;
641 hdmi_ai->type = 0x84;
642 hdmi_ai->ver = 0x01;
643 hdmi_ai->len = 0x0a;
644 hdmi_ai->CC02_CT47 = channels - 1;
645 hdmi_checksum_audio_infoframe(hdmi_ai);
646 } else if (spec->sink_eld[i].conn_type == 1) { /* DisplayPort */
647 struct dp_audio_infoframe *dp_ai;
648
649 dp_ai = (struct dp_audio_infoframe *)ai;
650 dp_ai->type = 0x84;
651 dp_ai->len = 0x1b;
652 dp_ai->ver = 0x11 << 2;
653 dp_ai->CC02_CT47 = channels - 1;
654 } else {
655 snd_printd("HDMI: unknown connection type at pin %d\n",
656 pin_nid);
657 continue;
658 }
659
660 /*
661 * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
662 * sizeof(*dp_ai) to avoid partial match/update problems when
663 * the user switches between HDMI/DP monitors.
664 */
665 if (!hdmi_infoframe_uptodate(codec, pin_nid, ai, sizeof(ai))) {
2abbf439
WF		 666 snd_printdd("hdmi_setup_audio_infoframe: "
667 "cvt=%d pin=%d channels=%d\n",
668 nid, pin_nid,
53d7d69d
WF		 669 channels);
670 hdmi_setup_channel_mapping(codec, pin_nid, ca);
079d88cc 671 hdmi_stop_infoframe_trans(codec, pin_nid);
53d7d69d
WF		 672 hdmi_fill_audio_infoframe(codec, pin_nid,
673 ai, sizeof(ai));
079d88cc
WF		 674 hdmi_start_infoframe_trans(codec, pin_nid);
675 }
676 }
677}
678
679
680/*
681 * Unsolicited events
682 */
683
38faddb1
TI		 684static void hdmi_present_sense(struct hda_codec *codec, hda_nid_t pin_nid,
685 struct hdmi_eld *eld);
686
079d88cc
WF		 687static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
688{
689 struct hdmi_spec *spec = codec->spec;
690 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
691 int pind = !!(res & AC_UNSOL_RES_PD);
692 int eldv = !!(res & AC_UNSOL_RES_ELDV);
693 int index;
694
695 printk(KERN_INFO
696 "HDMI hot plug event: Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
697 tag, pind, eldv);
698
699 index = hda_node_index(spec->pin, tag);
700 if (index < 0)
701 return;
702
38faddb1
TI		 703 if (spec->old_pin_detect) {
704 if (pind)
705 hdmi_present_sense(codec, tag, &spec->sink_eld[index]);
706 pind = spec->sink_eld[index].monitor_present;
707 }
708
079d88cc
WF		 709 spec->sink_eld[index].monitor_present = pind;
710 spec->sink_eld[index].eld_valid = eldv;
711
712 if (pind && eldv) {
713 hdmi_get_show_eld(codec, spec->pin[index],
714 &spec->sink_eld[index]);
715 /* TODO: do real things about ELD */
716 }
717}
718
719static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
720{
721 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
722 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
723 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
724 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
725
726 printk(KERN_INFO
727 "HDMI CP event: PIN=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
728 tag,
729 subtag,
730 cp_state,
731 cp_ready);
732
733 /* TODO */
734 if (cp_state)
735 ;
736 if (cp_ready)
737 ;
738}
739
740
741static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
742{
743 struct hdmi_spec *spec = codec->spec;
744 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
745 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
746
747 if (hda_node_index(spec->pin, tag) < 0) {
748 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
749 return;
750 }
751
752 if (subtag == 0)
753 hdmi_intrinsic_event(codec, res);
754 else
755 hdmi_non_intrinsic_event(codec, res);
756}
757
758/*
759 * Callbacks
760 */
761
92f10b3f
TI		 762/* HBR should be Non-PCM, 8 channels */
763#define is_hbr_format(format) \
764 ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
765
ea87d1c4 766static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t nid,
079d88cc
WF		 767 u32 stream_tag, int format)
768{
ea87d1c4 769 struct hdmi_spec *spec = codec->spec;
ea87d1c4
AH		 770 int pinctl;
771 int new_pinctl = 0;
772 int i;
773
774 for (i = 0; i < spec->num_pins; i++) {
775 if (spec->pin_cvt[i] != nid)
776 continue;
777 if (!(snd_hda_query_pin_caps(codec, spec->pin[i]) & AC_PINCAP_HBR))
778 continue;
779
780 pinctl = snd_hda_codec_read(codec, spec->pin[i], 0,
781 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
782
783 new_pinctl = pinctl & ~AC_PINCTL_EPT;
92f10b3f 784 if (is_hbr_format(format))
ea87d1c4
AH		 785 new_pinctl |= AC_PINCTL_EPT_HBR;
786 else
787 new_pinctl |= AC_PINCTL_EPT_NATIVE;
788
789 snd_printdd("hdmi_setup_stream: "
790 "NID=0x%x, %spinctl=0x%x\n",
791 spec->pin[i],
792 pinctl == new_pinctl ? "" : "new-",
793 new_pinctl);
794
795 if (pinctl != new_pinctl)
796 snd_hda_codec_write(codec, spec->pin[i], 0,
797 AC_VERB_SET_PIN_WIDGET_CONTROL,
798 new_pinctl);
799 }
800
92f10b3f 801 if (is_hbr_format(format) && !new_pinctl) {
ea87d1c4
AH		 802 snd_printdd("hdmi_setup_stream: HBR is not supported\n");
803 return -EINVAL;
804 }
079d88cc 805
4f347607 806 snd_hda_codec_setup_stream(codec, nid, stream_tag, 0, format);
ea87d1c4 807 return 0;
079d88cc
WF		 808}
809
bbbe3390
TI		 810/*
811 * HDA PCM callbacks
812 */
813static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
814 struct hda_codec *codec,
815 struct snd_pcm_substream *substream)
816{
817 struct hdmi_spec *spec = codec->spec;
818 struct hdmi_eld *eld;
819 struct hda_pcm_stream *codec_pars;
639cef0e 820 struct snd_pcm_runtime *runtime = substream->runtime;
bbbe3390
TI		 821 unsigned int idx;
822
823 for (idx = 0; idx < spec->num_cvts; idx++)
824 if (hinfo->nid == spec->cvt[idx])
825 break;
826 if (snd_BUG_ON(idx >= spec->num_cvts) ||
827 snd_BUG_ON(idx >= spec->num_pins))
828 return -EINVAL;
829
830 /* save the PCM info the codec provides */
831 codec_pars = &spec->codec_pcm_pars[idx];
832 if (!codec_pars->rates)
833 *codec_pars = *hinfo;
834
835 eld = &spec->sink_eld[idx];
0ebaa24c 836 if (!static_hdmi_pcm && eld->eld_valid && eld->sad_count > 0) {
bbbe3390
TI		 837 hdmi_eld_update_pcm_info(eld, hinfo, codec_pars);
838 if (hinfo->channels_min > hinfo->channels_max ||
839 !hinfo->rates || !hinfo->formats)
840 return -ENODEV;
841 } else {
842 /* fallback to the codec default */
bbbe3390
TI		 843 hinfo->channels_max = codec_pars->channels_max;
844 hinfo->rates = codec_pars->rates;
845 hinfo->formats = codec_pars->formats;
846 hinfo->maxbps = codec_pars->maxbps;
847 }
639cef0e
TI		 848 /* store the updated parameters */
849 runtime->hw.channels_min = hinfo->channels_min;
850 runtime->hw.channels_max = hinfo->channels_max;
851 runtime->hw.formats = hinfo->formats;
852 runtime->hw.rates = hinfo->rates;
bbbe3390
TI		 853 return 0;
854}
855
079d88cc
WF		 856/*
857 * HDA/HDMI auto parsing
858 */
079d88cc
WF		 859static int hdmi_read_pin_conn(struct hda_codec *codec, hda_nid_t pin_nid)
860{
861 struct hdmi_spec *spec = codec->spec;
862 hda_nid_t conn_list[HDA_MAX_CONNECTIONS];
863 int conn_len, curr;
864 int index;
865
866 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
867 snd_printk(KERN_WARNING
868 "HDMI: pin %d wcaps %#x "
869 "does not support connection list\n",
870 pin_nid, get_wcaps(codec, pin_nid));
871 return -EINVAL;
872 }
873
874 conn_len = snd_hda_get_connections(codec, pin_nid, conn_list,
875 HDA_MAX_CONNECTIONS);
876 if (conn_len > 1)
877 curr = snd_hda_codec_read(codec, pin_nid, 0,
878 AC_VERB_GET_CONNECT_SEL, 0);
879 else
880 curr = 0;
881
882 index = hda_node_index(spec->pin, pin_nid);
883 if (index < 0)
884 return -EINVAL;
885
886 spec->pin_cvt[index] = conn_list[curr];
887
888 return 0;
889}
890
891static void hdmi_present_sense(struct hda_codec *codec, hda_nid_t pin_nid,
892 struct hdmi_eld *eld)
893{
894 int present = snd_hda_pin_sense(codec, pin_nid);
895
896 eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
897 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
898
899 if (present & AC_PINSENSE_ELDV)
900 hdmi_get_show_eld(codec, pin_nid, eld);
901}
902
903static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
904{
905 struct hdmi_spec *spec = codec->spec;
906
907 if (spec->num_pins >= MAX_HDMI_PINS) {
908 snd_printk(KERN_WARNING
909 "HDMI: no space for pin %d\n", pin_nid);
3eaead57 910 return -E2BIG;
079d88cc
WF		 911 }
912
913 hdmi_present_sense(codec, pin_nid, &spec->sink_eld[spec->num_pins]);
914
915 spec->pin[spec->num_pins] = pin_nid;
916 spec->num_pins++;
917
079d88cc
WF		 918 return hdmi_read_pin_conn(codec, pin_nid);
919}
920
921static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t nid)
922{
116dcde6 923 int i, found_pin = 0;
079d88cc
WF		 924 struct hdmi_spec *spec = codec->spec;
925
116dcde6
DH		 926 for (i = 0; i < spec->num_pins; i++)
927 if (nid == spec->pin_cvt[i]) {
928 found_pin = 1;
929 break;
930 }
931
932 if (!found_pin) {
933 snd_printdd("HDMI: Skipping node %d (no connection)\n", nid);
934 return -EINVAL;
079d88cc
WF		 935 }
936
116dcde6
DH		 937 if (snd_BUG_ON(spec->num_cvts >= MAX_HDMI_CVTS))
938 return -E2BIG;
939
079d88cc
WF		 940 spec->cvt[spec->num_cvts] = nid;
941 spec->num_cvts++;
942
943 return 0;
944}
945
946static int hdmi_parse_codec(struct hda_codec *codec)
947{
948 hda_nid_t nid;
949 int i, nodes;
116dcde6
DH		 950 int num_tmp_cvts = 0;
951 hda_nid_t tmp_cvt[MAX_HDMI_CVTS];
079d88cc
WF		 952
953 nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
954 if (!nid || nodes < 0) {
955 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
956 return -EINVAL;
957 }
958
959 for (i = 0; i < nodes; i++, nid++) {
960 unsigned int caps;
961 unsigned int type;
116dcde6 962 unsigned int config;
079d88cc
WF		 963
964 caps = snd_hda_param_read(codec, nid, AC_PAR_AUDIO_WIDGET_CAP);
965 type = get_wcaps_type(caps);
966
967 if (!(caps & AC_WCAP_DIGITAL))
968 continue;
969
970 switch (type) {
971 case AC_WID_AUD_OUT:
116dcde6
DH		 972 if (num_tmp_cvts >= MAX_HDMI_CVTS) {
973 snd_printk(KERN_WARNING
974 "HDMI: no space for converter %d\n", nid);
975 continue;
976 }
977 tmp_cvt[num_tmp_cvts] = nid;
978 num_tmp_cvts++;
079d88cc
WF		 979 break;
980 case AC_WID_PIN:
981 caps = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
982 if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
983 continue;
116dcde6
DH		 984
985 config = snd_hda_codec_read(codec, nid, 0,
986 AC_VERB_GET_CONFIG_DEFAULT, 0);
987 if (get_defcfg_connect(config) == AC_JACK_PORT_NONE)
988 continue;
989
3eaead57 990 hdmi_add_pin(codec, nid);
079d88cc
WF		 991 break;
992 }
993 }
994
116dcde6
DH		 995 for (i = 0; i < num_tmp_cvts; i++)
996 hdmi_add_cvt(codec, tmp_cvt[i]);
997
079d88cc
WF		 998 /*
999 * G45/IbexPeak don't support EPSS: the unsolicited pin hot plug event
1000 * can be lost and presence sense verb will become inaccurate if the
1001 * HDA link is powered off at hot plug or hw initialization time.
1002 */
1003#ifdef CONFIG_SND_HDA_POWER_SAVE
1004 if (!(snd_hda_param_read(codec, codec->afg, AC_PAR_POWER_STATE) &
1005 AC_PWRST_EPSS))
1006 codec->bus->power_keep_link_on = 1;
1007#endif
1008
1009 return 0;
1010}
1011
84eb01be
TI		 1012/*
1013 */
1014static char *generic_hdmi_pcm_names[MAX_HDMI_CVTS] = {
1015 "HDMI 0",
1016 "HDMI 1",
1017 "HDMI 2",
1018};
1019
1020/*
1021 * HDMI callbacks
1022 */
1023
1024static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1025 struct hda_codec *codec,
1026 unsigned int stream_tag,
1027 unsigned int format,
1028 struct snd_pcm_substream *substream)
1029{
1030 hdmi_set_channel_count(codec, hinfo->nid,
1031 substream->runtime->channels);
1032
1033 hdmi_setup_audio_infoframe(codec, hinfo->nid, substream);
1034
1035 return hdmi_setup_stream(codec, hinfo->nid, stream_tag, format);
1036}
1037
1038static struct hda_pcm_stream generic_hdmi_pcm_playback = {
1039 .substreams = 1,
1040 .channels_min = 2,
1041 .ops = {
1042 .open = hdmi_pcm_open,
1043 .prepare = generic_hdmi_playback_pcm_prepare,
1044 },
1045};
1046
1047static int generic_hdmi_build_pcms(struct hda_codec *codec)
1048{
1049 struct hdmi_spec *spec = codec->spec;
1050 struct hda_pcm *info = spec->pcm_rec;
1051 int i;
1052
1053 codec->num_pcms = spec->num_cvts;
1054 codec->pcm_info = info;
1055
1056 for (i = 0; i < codec->num_pcms; i++, info++) {
1057 unsigned int chans;
1058 struct hda_pcm_stream *pstr;
1059
1060 chans = get_wcaps(codec, spec->cvt[i]);
1061 chans = get_wcaps_channels(chans);
1062
1063 info->name = generic_hdmi_pcm_names[i];
1064 info->pcm_type = HDA_PCM_TYPE_HDMI;
1065 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
1066 if (spec->pcm_playback)
1067 *pstr = *spec->pcm_playback;
1068 else
1069 *pstr = generic_hdmi_pcm_playback;
1070 pstr->nid = spec->cvt[i];
1071 if (pstr->channels_max <= 2 && chans && chans <= 16)
1072 pstr->channels_max = chans;
1073 }
1074
1075 return 0;
1076}
1077
1078static int generic_hdmi_build_controls(struct hda_codec *codec)
1079{
1080 struct hdmi_spec *spec = codec->spec;
1081 int err;
1082 int i;
1083
1084 for (i = 0; i < codec->num_pcms; i++) {
1085 err = snd_hda_create_spdif_out_ctls(codec, spec->cvt[i]);
1086 if (err < 0)
1087 return err;
1088 }
1089
1090 return 0;
1091}
1092
1093static int generic_hdmi_init(struct hda_codec *codec)
1094{
1095 struct hdmi_spec *spec = codec->spec;
1096 int i;
1097
1098 for (i = 0; spec->pin[i]; i++) {
1099 hdmi_enable_output(codec, spec->pin[i]);
1100 snd_hda_codec_write(codec, spec->pin[i], 0,
1101 AC_VERB_SET_UNSOLICITED_ENABLE,
1102 AC_USRSP_EN | spec->pin[i]);
1103 }
1104 return 0;
1105}
1106
1107static void generic_hdmi_free(struct hda_codec *codec)
1108{
1109 struct hdmi_spec *spec = codec->spec;
1110 int i;
1111
1112 for (i = 0; i < spec->num_pins; i++)
1113 snd_hda_eld_proc_free(codec, &spec->sink_eld[i]);
1114
1115 kfree(spec);
1116}
1117
1118static struct hda_codec_ops generic_hdmi_patch_ops = {
1119 .init = generic_hdmi_init,
1120 .free = generic_hdmi_free,
1121 .build_pcms = generic_hdmi_build_pcms,
1122 .build_controls = generic_hdmi_build_controls,
1123 .unsol_event = hdmi_unsol_event,
1124};
1125
1126static int patch_generic_hdmi(struct hda_codec *codec)
1127{
1128 struct hdmi_spec *spec;
1129 int i;
1130
1131 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1132 if (spec == NULL)
1133 return -ENOMEM;
1134
1135 codec->spec = spec;
1136 if (hdmi_parse_codec(codec) < 0) {
1137 codec->spec = NULL;
1138 kfree(spec);
1139 return -EINVAL;
1140 }
1141 codec->patch_ops = generic_hdmi_patch_ops;
1142
1143 for (i = 0; i < spec->num_pins; i++)
1144 snd_hda_eld_proc_new(codec, &spec->sink_eld[i], i);
1145
1146 init_channel_allocations();
1147
1148 return 0;
1149}
1150
1151/*
1152 * Nvidia specific implementations
1153 */
1154
1155#define Nv_VERB_SET_Channel_Allocation 0xF79
1156#define Nv_VERB_SET_Info_Frame_Checksum 0xF7A
1157#define Nv_VERB_SET_Audio_Protection_On 0xF98
1158#define Nv_VERB_SET_Audio_Protection_Off 0xF99
1159
1160#define nvhdmi_master_con_nid_7x 0x04
1161#define nvhdmi_master_pin_nid_7x 0x05
1162
1163static hda_nid_t nvhdmi_con_nids_7x[4] = {
1164 /*front, rear, clfe, rear_surr */
1165 0x6, 0x8, 0xa, 0xc,
1166};
1167
1168static struct hda_verb nvhdmi_basic_init_7x[] = {
1169 /* set audio protect on */
1170 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
1171 /* enable digital output on pin widget */
1172 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1173 { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1174 { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1175 { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1176 { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1177 {} /* terminator */
1178};
1179
1180#ifdef LIMITED_RATE_FMT_SUPPORT
1181/* support only the safe format and rate */
1182#define SUPPORTED_RATES SNDRV_PCM_RATE_48000
1183#define SUPPORTED_MAXBPS 16
1184#define SUPPORTED_FORMATS SNDRV_PCM_FMTBIT_S16_LE
1185#else
1186/* support all rates and formats */
1187#define SUPPORTED_RATES \
1188 (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
1189 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
1190 SNDRV_PCM_RATE_192000)
1191#define SUPPORTED_MAXBPS 24
1192#define SUPPORTED_FORMATS \
1193 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
1194#endif
1195
1196static int nvhdmi_7x_init(struct hda_codec *codec)
1197{
1198 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x);
1199 return 0;
1200}
1201
393004b2
ND		 1202static unsigned int channels_2_6_8[] = {
1203 2, 6, 8
1204};
1205
1206static unsigned int channels_2_8[] = {
1207 2, 8
1208};
1209
1210static struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
1211 .count = ARRAY_SIZE(channels_2_6_8),
1212 .list = channels_2_6_8,
1213 .mask = 0,
1214};
1215
1216static struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
1217 .count = ARRAY_SIZE(channels_2_8),
1218 .list = channels_2_8,
1219 .mask = 0,
1220};
1221
84eb01be
TI		 1222static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
1223 struct hda_codec *codec,
1224 struct snd_pcm_substream *substream)
1225{
1226 struct hdmi_spec *spec = codec->spec;
393004b2
ND		 1227 struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
1228
1229 switch (codec->preset->id) {
1230 case 0x10de0002:
1231 case 0x10de0003:
1232 case 0x10de0005:
1233 case 0x10de0006:
1234 hw_constraints_channels = &hw_constraints_2_8_channels;
1235 break;
1236 case 0x10de0007:
1237 hw_constraints_channels = &hw_constraints_2_6_8_channels;
1238 break;
1239 default:
1240 break;
1241 }
1242
1243 if (hw_constraints_channels != NULL) {
1244 snd_pcm_hw_constraint_list(substream->runtime, 0,
1245 SNDRV_PCM_HW_PARAM_CHANNELS,
1246 hw_constraints_channels);
ad09fc9d
TI		 1247 } else {
1248 snd_pcm_hw_constraint_step(substream->runtime, 0,
1249 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
393004b2
ND		 1250 }
1251
84eb01be
TI		 1252 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
1253}
1254
1255static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
1256 struct hda_codec *codec,
1257 struct snd_pcm_substream *substream)
1258{
1259 struct hdmi_spec *spec = codec->spec;
1260 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
1261}
1262
1263static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1264 struct hda_codec *codec,
1265 unsigned int stream_tag,
1266 unsigned int format,
1267 struct snd_pcm_substream *substream)
1268{
1269 struct hdmi_spec *spec = codec->spec;
1270 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
1271 stream_tag, format, substream);
1272}
1273
1274static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
1275 struct hda_codec *codec,
1276 struct snd_pcm_substream *substream)
1277{
1278 struct hdmi_spec *spec = codec->spec;
1279 int i;
1280
1281 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
1282 0, AC_VERB_SET_CHANNEL_STREAMID, 0);
1283 for (i = 0; i < 4; i++) {
1284 /* set the stream id */
1285 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
1286 AC_VERB_SET_CHANNEL_STREAMID, 0);
1287 /* set the stream format */
1288 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
1289 AC_VERB_SET_STREAM_FORMAT, 0);
1290 }
1291
1292 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
1293}
1294
1295static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
1296 struct hda_codec *codec,
1297 unsigned int stream_tag,
1298 unsigned int format,
1299 struct snd_pcm_substream *substream)
1300{
1301 int chs;
1302 unsigned int dataDCC1, dataDCC2, chan, chanmask, channel_id;
1303 int i;
1304
1305 mutex_lock(&codec->spdif_mutex);
1306
1307 chs = substream->runtime->channels;
1308 chan = chs ? (chs - 1) : 1;
1309
1310 switch (chs) {
1311 default:
1312 case 0:
1313 case 2:
1314 chanmask = 0x00;
1315 break;
1316 case 4:
1317 chanmask = 0x08;
1318 break;
1319 case 6:
1320 chanmask = 0x0b;
1321 break;
1322 case 8:
1323 chanmask = 0x13;
1324 break;
1325 }
1326 dataDCC1 = AC_DIG1_ENABLE | AC_DIG1_COPYRIGHT;
1327 dataDCC2 = 0x2;
1328
1329 /* set the Audio InforFrame Channel Allocation */
1330 snd_hda_codec_write(codec, 0x1, 0,
1331 Nv_VERB_SET_Channel_Allocation, chanmask);
1332
1333 /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
1334 if (codec->spdif_status_reset && (codec->spdif_ctls & AC_DIG1_ENABLE))
1335 snd_hda_codec_write(codec,
1336 nvhdmi_master_con_nid_7x,
1337 0,
1338 AC_VERB_SET_DIGI_CONVERT_1,
1339 codec->spdif_ctls & ~AC_DIG1_ENABLE & 0xff);
1340
1341 /* set the stream id */
1342 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
1343 AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
1344
1345 /* set the stream format */
1346 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
1347 AC_VERB_SET_STREAM_FORMAT, format);
1348
1349 /* turn on again (if needed) */
1350 /* enable and set the channel status audio/data flag */
1351 if (codec->spdif_status_reset && (codec->spdif_ctls & AC_DIG1_ENABLE)) {
1352 snd_hda_codec_write(codec,
1353 nvhdmi_master_con_nid_7x,
1354 0,
1355 AC_VERB_SET_DIGI_CONVERT_1,
1356 codec->spdif_ctls & 0xff);
1357 snd_hda_codec_write(codec,
1358 nvhdmi_master_con_nid_7x,
1359 0,
1360 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
1361 }
1362
1363 for (i = 0; i < 4; i++) {
1364 if (chs == 2)
1365 channel_id = 0;
1366 else
1367 channel_id = i * 2;
1368
1369 /* turn off SPDIF once;
1370 *otherwise the IEC958 bits won't be updated
1371 */
1372 if (codec->spdif_status_reset &&
1373 (codec->spdif_ctls & AC_DIG1_ENABLE))
1374 snd_hda_codec_write(codec,
1375 nvhdmi_con_nids_7x[i],
1376 0,
1377 AC_VERB_SET_DIGI_CONVERT_1,
1378 codec->spdif_ctls & ~AC_DIG1_ENABLE & 0xff);
1379 /* set the stream id */
1380 snd_hda_codec_write(codec,
1381 nvhdmi_con_nids_7x[i],
1382 0,
1383 AC_VERB_SET_CHANNEL_STREAMID,
1384 (stream_tag << 4) | channel_id);
1385 /* set the stream format */
1386 snd_hda_codec_write(codec,
1387 nvhdmi_con_nids_7x[i],
1388 0,
1389 AC_VERB_SET_STREAM_FORMAT,
1390 format);
1391 /* turn on again (if needed) */
1392 /* enable and set the channel status audio/data flag */
1393 if (codec->spdif_status_reset &&
1394 (codec->spdif_ctls & AC_DIG1_ENABLE)) {
1395 snd_hda_codec_write(codec,
1396 nvhdmi_con_nids_7x[i],
1397 0,
1398 AC_VERB_SET_DIGI_CONVERT_1,
1399 codec->spdif_ctls & 0xff);
1400 snd_hda_codec_write(codec,
1401 nvhdmi_con_nids_7x[i],
1402 0,
1403 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
1404 }
1405 }
1406
1407 /* set the Audio Info Frame Checksum */
1408 snd_hda_codec_write(codec, 0x1, 0,
1409 Nv_VERB_SET_Info_Frame_Checksum,
1410 (0x71 - chan - chanmask));
1411
1412 mutex_unlock(&codec->spdif_mutex);
1413 return 0;
1414}
1415
1416static struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
1417 .substreams = 1,
1418 .channels_min = 2,
1419 .channels_max = 8,
1420 .nid = nvhdmi_master_con_nid_7x,
1421 .rates = SUPPORTED_RATES,
1422 .maxbps = SUPPORTED_MAXBPS,
1423 .formats = SUPPORTED_FORMATS,
1424 .ops = {
1425 .open = simple_playback_pcm_open,
1426 .close = nvhdmi_8ch_7x_pcm_close,
1427 .prepare = nvhdmi_8ch_7x_pcm_prepare
1428 },
1429};
1430
1431static struct hda_pcm_stream nvhdmi_pcm_playback_2ch = {
1432 .substreams = 1,
1433 .channels_min = 2,
1434 .channels_max = 2,
1435 .nid = nvhdmi_master_con_nid_7x,
1436 .rates = SUPPORTED_RATES,
1437 .maxbps = SUPPORTED_MAXBPS,
1438 .formats = SUPPORTED_FORMATS,
1439 .ops = {
1440 .open = simple_playback_pcm_open,
1441 .close = simple_playback_pcm_close,
1442 .prepare = simple_playback_pcm_prepare
1443 },
1444};
1445
1446static struct hda_codec_ops nvhdmi_patch_ops_8ch_7x = {
1447 .build_controls = generic_hdmi_build_controls,
1448 .build_pcms = generic_hdmi_build_pcms,
1449 .init = nvhdmi_7x_init,
1450 .free = generic_hdmi_free,
1451};
1452
1453static struct hda_codec_ops nvhdmi_patch_ops_2ch = {
1454 .build_controls = generic_hdmi_build_controls,
1455 .build_pcms = generic_hdmi_build_pcms,
1456 .init = nvhdmi_7x_init,
1457 .free = generic_hdmi_free,
1458};
1459
1460static int patch_nvhdmi_8ch_89(struct hda_codec *codec)
1461{
1462 struct hdmi_spec *spec;
1463 int err = patch_generic_hdmi(codec);
1464
1465 if (err < 0)
1466 return err;
1467 spec = codec->spec;
1468 spec->old_pin_detect = 1;
1469 return 0;
1470}
1471
1472static int patch_nvhdmi_2ch(struct hda_codec *codec)
1473{
1474 struct hdmi_spec *spec;
1475
1476 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1477 if (spec == NULL)
1478 return -ENOMEM;
1479
1480 codec->spec = spec;
1481
1482 spec->multiout.num_dacs = 0; /* no analog */
1483 spec->multiout.max_channels = 2;
1484 spec->multiout.dig_out_nid = nvhdmi_master_con_nid_7x;
1485 spec->old_pin_detect = 1;
1486 spec->num_cvts = 1;
1487 spec->cvt[0] = nvhdmi_master_con_nid_7x;
1488 spec->pcm_playback = &nvhdmi_pcm_playback_2ch;
1489
1490 codec->patch_ops = nvhdmi_patch_ops_2ch;
1491
1492 return 0;
1493}
1494
1495static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
1496{
1497 struct hdmi_spec *spec;
1498 int err = patch_nvhdmi_2ch(codec);
1499
1500 if (err < 0)
1501 return err;
1502 spec = codec->spec;
1503 spec->multiout.max_channels = 8;
1504 spec->pcm_playback = &nvhdmi_pcm_playback_8ch_7x;
1505 codec->patch_ops = nvhdmi_patch_ops_8ch_7x;
1506 return 0;
1507}
1508
1509/*
1510 * ATI-specific implementations
1511 *
1512 * FIXME: we may omit the whole this and use the generic code once after
1513 * it's confirmed to work.
1514 */
1515
1516#define ATIHDMI_CVT_NID 0x02 /* audio converter */
1517#define ATIHDMI_PIN_NID 0x03 /* HDMI output pin */
1518
1519static int atihdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1520 struct hda_codec *codec,
1521 unsigned int stream_tag,
1522 unsigned int format,
1523 struct snd_pcm_substream *substream)
1524{
1525 struct hdmi_spec *spec = codec->spec;
1526 int chans = substream->runtime->channels;
1527 int i, err;
1528
1529 err = simple_playback_pcm_prepare(hinfo, codec, stream_tag, format,
1530 substream);
1531 if (err < 0)
1532 return err;
1533 snd_hda_codec_write(codec, spec->cvt[0], 0, AC_VERB_SET_CVT_CHAN_COUNT,
1534 chans - 1);
1535 /* FIXME: XXX */
1536 for (i = 0; i < chans; i++) {
1537 snd_hda_codec_write(codec, spec->cvt[0], 0,
1538 AC_VERB_SET_HDMI_CHAN_SLOT,
1539 (i << 4) | i);
1540 }
1541 return 0;
1542}
1543
1544static struct hda_pcm_stream atihdmi_pcm_digital_playback = {
1545 .substreams = 1,
1546 .channels_min = 2,
1547 .channels_max = 2,
1548 .nid = ATIHDMI_CVT_NID,
1549 .ops = {
1550 .open = simple_playback_pcm_open,
1551 .close = simple_playback_pcm_close,
1552 .prepare = atihdmi_playback_pcm_prepare
1553 },
1554};
1555
1556static struct hda_verb atihdmi_basic_init[] = {
1557 /* enable digital output on pin widget */
1558 { 0x03, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT },
1559 {} /* terminator */
1560};
1561
1562static int atihdmi_init(struct hda_codec *codec)
1563{
1564 struct hdmi_spec *spec = codec->spec;
1565
1566 snd_hda_sequence_write(codec, atihdmi_basic_init);
1567 /* SI codec requires to unmute the pin */
1568 if (get_wcaps(codec, spec->pin[0]) & AC_WCAP_OUT_AMP)
1569 snd_hda_codec_write(codec, spec->pin[0], 0,
1570 AC_VERB_SET_AMP_GAIN_MUTE,
1571 AMP_OUT_UNMUTE);
1572 return 0;
1573}
1574
1575static struct hda_codec_ops atihdmi_patch_ops = {
1576 .build_controls = generic_hdmi_build_controls,
1577 .build_pcms = generic_hdmi_build_pcms,
1578 .init = atihdmi_init,
1579 .free = generic_hdmi_free,
1580};
1581
1582
1583static int patch_atihdmi(struct hda_codec *codec)
1584{
1585 struct hdmi_spec *spec;
1586
1587 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1588 if (spec == NULL)
1589 return -ENOMEM;
1590
1591 codec->spec = spec;
1592
1593 spec->multiout.num_dacs = 0; /* no analog */
1594 spec->multiout.max_channels = 2;
1595 spec->multiout.dig_out_nid = ATIHDMI_CVT_NID;
1596 spec->num_cvts = 1;
1597 spec->cvt[0] = ATIHDMI_CVT_NID;
1598 spec->pin[0] = ATIHDMI_PIN_NID;
1599 spec->pcm_playback = &atihdmi_pcm_digital_playback;
1600
1601 codec->patch_ops = atihdmi_patch_ops;
1602
1603 return 0;
1604}
1605
1606
1607/*
1608 * patch entries
1609 */
1610static struct hda_codec_preset snd_hda_preset_hdmi[] = {
1611{ .id = 0x1002793c, .name = "RS600 HDMI", .patch = patch_atihdmi },
1612{ .id = 0x10027919, .name = "RS600 HDMI", .patch = patch_atihdmi },
1613{ .id = 0x1002791a, .name = "RS690/780 HDMI", .patch = patch_atihdmi },
36e9c135 1614{ .id = 0x1002aa01, .name = "R6xx HDMI", .patch = patch_generic_hdmi },
84eb01be
TI		 1615{ .id = 0x10951390, .name = "SiI1390 HDMI", .patch = patch_generic_hdmi },
1616{ .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_generic_hdmi },
1617{ .id = 0x17e80047, .name = "Chrontel HDMI", .patch = patch_generic_hdmi },
1618{ .id = 0x10de0002, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
1619{ .id = 0x10de0003, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
1620{ .id = 0x10de0005, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
1621{ .id = 0x10de0006, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
1622{ .id = 0x10de0007, .name = "MCP79/7A HDMI", .patch = patch_nvhdmi_8ch_7x },
1623{ .id = 0x10de000a, .name = "GPU 0a HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1624{ .id = 0x10de000b, .name = "GPU 0b HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1625{ .id = 0x10de000c, .name = "MCP89 HDMI", .patch = patch_nvhdmi_8ch_89 },
1626{ .id = 0x10de000d, .name = "GPU 0d HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1627{ .id = 0x10de0010, .name = "GPU 10 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1628{ .id = 0x10de0011, .name = "GPU 11 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1629{ .id = 0x10de0012, .name = "GPU 12 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1630{ .id = 0x10de0013, .name = "GPU 13 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1631{ .id = 0x10de0014, .name = "GPU 14 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1632{ .id = 0x10de0018, .name = "GPU 18 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1633{ .id = 0x10de0019, .name = "GPU 19 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1634{ .id = 0x10de001a, .name = "GPU 1a HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1635{ .id = 0x10de001b, .name = "GPU 1b HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1636{ .id = 0x10de001c, .name = "GPU 1c HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1637{ .id = 0x10de0040, .name = "GPU 40 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1638{ .id = 0x10de0041, .name = "GPU 41 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1639{ .id = 0x10de0042, .name = "GPU 42 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1640{ .id = 0x10de0043, .name = "GPU 43 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1641{ .id = 0x10de0044, .name = "GPU 44 HDMI/DP", .patch = patch_nvhdmi_8ch_89 },
1642{ .id = 0x10de0067, .name = "MCP67 HDMI", .patch = patch_nvhdmi_2ch },
1643{ .id = 0x10de8001, .name = "MCP73 HDMI", .patch = patch_nvhdmi_2ch },
1644{ .id = 0x80860054, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
1645{ .id = 0x80862801, .name = "Bearlake HDMI", .patch = patch_generic_hdmi },
1646{ .id = 0x80862802, .name = "Cantiga HDMI", .patch = patch_generic_hdmi },
1647{ .id = 0x80862803, .name = "Eaglelake HDMI", .patch = patch_generic_hdmi },
1648{ .id = 0x80862804, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
1649{ .id = 0x80862805, .name = "CougarPoint HDMI", .patch = patch_generic_hdmi },
1650{ .id = 0x808629fb, .name = "Crestline HDMI", .patch = patch_generic_hdmi },
1651{} /* terminator */
1652};
1653
1654MODULE_ALIAS("snd-hda-codec-id:1002793c");
1655MODULE_ALIAS("snd-hda-codec-id:10027919");
1656MODULE_ALIAS("snd-hda-codec-id:1002791a");
1657MODULE_ALIAS("snd-hda-codec-id:1002aa01");
1658MODULE_ALIAS("snd-hda-codec-id:10951390");
1659MODULE_ALIAS("snd-hda-codec-id:10951392");
1660MODULE_ALIAS("snd-hda-codec-id:10de0002");
1661MODULE_ALIAS("snd-hda-codec-id:10de0003");
1662MODULE_ALIAS("snd-hda-codec-id:10de0005");
1663MODULE_ALIAS("snd-hda-codec-id:10de0006");
1664MODULE_ALIAS("snd-hda-codec-id:10de0007");
1665MODULE_ALIAS("snd-hda-codec-id:10de000a");
1666MODULE_ALIAS("snd-hda-codec-id:10de000b");
1667MODULE_ALIAS("snd-hda-codec-id:10de000c");
1668MODULE_ALIAS("snd-hda-codec-id:10de000d");
1669MODULE_ALIAS("snd-hda-codec-id:10de0010");
1670MODULE_ALIAS("snd-hda-codec-id:10de0011");
1671MODULE_ALIAS("snd-hda-codec-id:10de0012");
1672MODULE_ALIAS("snd-hda-codec-id:10de0013");
1673MODULE_ALIAS("snd-hda-codec-id:10de0014");
1674MODULE_ALIAS("snd-hda-codec-id:10de0018");
1675MODULE_ALIAS("snd-hda-codec-id:10de0019");
1676MODULE_ALIAS("snd-hda-codec-id:10de001a");
1677MODULE_ALIAS("snd-hda-codec-id:10de001b");
1678MODULE_ALIAS("snd-hda-codec-id:10de001c");
1679MODULE_ALIAS("snd-hda-codec-id:10de0040");
1680MODULE_ALIAS("snd-hda-codec-id:10de0041");
1681MODULE_ALIAS("snd-hda-codec-id:10de0042");
1682MODULE_ALIAS("snd-hda-codec-id:10de0043");
1683MODULE_ALIAS("snd-hda-codec-id:10de0044");
1684MODULE_ALIAS("snd-hda-codec-id:10de0067");
1685MODULE_ALIAS("snd-hda-codec-id:10de8001");
1686MODULE_ALIAS("snd-hda-codec-id:17e80047");
1687MODULE_ALIAS("snd-hda-codec-id:80860054");
1688MODULE_ALIAS("snd-hda-codec-id:80862801");
1689MODULE_ALIAS("snd-hda-codec-id:80862802");
1690MODULE_ALIAS("snd-hda-codec-id:80862803");
1691MODULE_ALIAS("snd-hda-codec-id:80862804");
1692MODULE_ALIAS("snd-hda-codec-id:80862805");
1693MODULE_ALIAS("snd-hda-codec-id:808629fb");
1694
1695MODULE_LICENSE("GPL");
1696MODULE_DESCRIPTION("HDMI HD-audio codec");
1697MODULE_ALIAS("snd-hda-codec-intelhdmi");
1698MODULE_ALIAS("snd-hda-codec-nvhdmi");
1699MODULE_ALIAS("snd-hda-codec-atihdmi");
1700
1701static struct hda_codec_preset_list intel_list = {
1702 .preset = snd_hda_preset_hdmi,
1703 .owner = THIS_MODULE,
1704};
1705
1706static int __init patch_hdmi_init(void)
1707{
1708 return snd_hda_add_codec_preset(&intel_list);
1709}
1710
1711static void __exit patch_hdmi_exit(void)
1712{
1713 snd_hda_delete_codec_preset(&intel_list);
1714}
1715
1716module_init(patch_hdmi_init)
1717module_exit(patch_hdmi_exit)
Linux 6.x block layer and io_uring tree(s)