projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: make hw page ioremap use ioremap_wc
[linux-2.6-block.git] / sound / pci / cs46xx / cs46xx_lib.c
CommitLineData
1da177e4 1/*
c1017a4c 2 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
1da177e4
LT		 3 * Abramo Bagnara <abramo@alsa-project.org>
4 * Cirrus Logic, Inc.
5 * Routines for control of Cirrus Logic CS461x chips
6 *
7 * KNOWN BUGS:
8 * - Sometimes the SPDIF input DSP tasks get's unsynchronized
9 * and the SPDIF get somewhat "distorcionated", or/and left right channel
10 * are swapped. To get around this problem when it happens, mute and unmute
561de31a 11 * the SPDIF input mixer control.
1da177e4
LT		 12 * - On the Hercules Game Theater XP the amplifier are sometimes turned
13 * off on inadecuate moments which causes distorcions on sound.
14 *
15 * TODO:
16 * - Secondary CODEC on some soundcards
17 * - SPDIF input support for other sample rates then 48khz
18 * - Posibility to mix the SPDIF output with analog sources.
19 * - PCM channels for Center and LFE on secondary codec
20 *
21 * NOTE: with CONFIG_SND_CS46XX_NEW_DSP unset uses old DSP image (which
22 * is default configuration), no SPDIF, no secondary codec, no
23 * multi channel PCM. But known to work.
24 *
25 * FINALLY: A credit to the developers Tom and Jordan
26 * at Cirrus for have helping me out with the DSP, however we
27 * still don't have sufficient documentation and technical
28 * references to be able to implement all fancy feutures
29 * supported by the cs46xx DSP's.
30 * Benny <benny@hostmobility.com>
31 *
32 * This program is free software; you can redistribute it and/or modify
33 * it under the terms of the GNU General Public License as published by
34 * the Free Software Foundation; either version 2 of the License, or
35 * (at your option) any later version.
36 *
37 * This program is distributed in the hope that it will be useful,
38 * but WITHOUT ANY WARRANTY; without even the implied warranty of
39 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
40 * GNU General Public License for more details.
41 *
42 * You should have received a copy of the GNU General Public License
43 * along with this program; if not, write to the Free Software
44 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
45 *
46 */
47
1da177e4
LT		 48#include <linux/delay.h>
49#include <linux/pci.h>
50#include <linux/pm.h>
51#include <linux/init.h>
52#include <linux/interrupt.h>
53#include <linux/slab.h>
54#include <linux/gameport.h>
62932df8
IM		 55#include <linux/mutex.h>
56
1da177e4
LT		 57
58#include <sound/core.h>
59#include <sound/control.h>
60#include <sound/info.h>
61#include <sound/pcm.h>
62#include <sound/pcm_params.h>
63#include <sound/cs46xx.h>
64
65#include <asm/io.h>
66
67#include "cs46xx_lib.h"
68#include "dsp_spos.h"
69
3d19f804 70static void amp_voyetra(struct snd_cs46xx *chip, int change);
1da177e4
LT		 71
72#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804
TI		 73static struct snd_pcm_ops snd_cs46xx_playback_rear_ops;
74static struct snd_pcm_ops snd_cs46xx_playback_indirect_rear_ops;
75static struct snd_pcm_ops snd_cs46xx_playback_clfe_ops;
76static struct snd_pcm_ops snd_cs46xx_playback_indirect_clfe_ops;
77static struct snd_pcm_ops snd_cs46xx_playback_iec958_ops;
78static struct snd_pcm_ops snd_cs46xx_playback_indirect_iec958_ops;
1da177e4
LT		 79#endif
80
3d19f804
TI		 81static struct snd_pcm_ops snd_cs46xx_playback_ops;
82static struct snd_pcm_ops snd_cs46xx_playback_indirect_ops;
83static struct snd_pcm_ops snd_cs46xx_capture_ops;
84static struct snd_pcm_ops snd_cs46xx_capture_indirect_ops;
1da177e4 85
3d19f804 86static unsigned short snd_cs46xx_codec_read(struct snd_cs46xx *chip,
1da177e4
LT		 87 unsigned short reg,
88 int codec_index)
89{
90 int count;
91 unsigned short result,tmp;
92 u32 offset = 0;
da3cec35
TI		 93
94 if (snd_BUG_ON(codec_index != CS46XX_PRIMARY_CODEC_INDEX &&
95 codec_index != CS46XX_SECONDARY_CODEC_INDEX))
96 return -EINVAL;
1da177e4
LT		 97
98 chip->active_ctrl(chip, 1);
99
100 if (codec_index == CS46XX_SECONDARY_CODEC_INDEX)
101 offset = CS46XX_SECONDARY_CODEC_OFFSET;
102
103 /*
104 * 1. Write ACCAD = Command Address Register = 46Ch for AC97 register address
105 * 2. Write ACCDA = Command Data Register = 470h for data to write to AC97
106 * 3. Write ACCTL = Control Register = 460h for initiating the write7---55
107 * 4. Read ACCTL = 460h, DCV should be reset by now and 460h = 17h
108 * 5. if DCV not cleared, break and return error
109 * 6. Read ACSTS = Status Register = 464h, check VSTS bit
110 */
111
112 snd_cs46xx_peekBA0(chip, BA0_ACSDA + offset);
113
114 tmp = snd_cs46xx_peekBA0(chip, BA0_ACCTL);
115 if ((tmp & ACCTL_VFRM) == 0) {
116 snd_printk(KERN_WARNING "cs46xx: ACCTL_VFRM not set 0x%x\n",tmp);
117 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, (tmp & (~ACCTL_ESYN)) | ACCTL_VFRM );
118 msleep(50);
119 tmp = snd_cs46xx_peekBA0(chip, BA0_ACCTL + offset);
120 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, tmp | ACCTL_ESYN | ACCTL_VFRM );
121
122 }
123
124 /*
125 * Setup the AC97 control registers on the CS461x to send the
126 * appropriate command to the AC97 to perform the read.
127 * ACCAD = Command Address Register = 46Ch
128 * ACCDA = Command Data Register = 470h
129 * ACCTL = Control Register = 460h
130 * set DCV - will clear when process completed
131 * set CRW - Read command
132 * set VFRM - valid frame enabled
133 * set ESYN - ASYNC generation enabled
134 * set RSTN - ARST# inactive, AC97 codec not reset
135 */
136
137 snd_cs46xx_pokeBA0(chip, BA0_ACCAD, reg);
138 snd_cs46xx_pokeBA0(chip, BA0_ACCDA, 0);
139 if (codec_index == CS46XX_PRIMARY_CODEC_INDEX) {
140 snd_cs46xx_pokeBA0(chip, BA0_ACCTL,/* clear ACCTL_DCV */ ACCTL_CRW |
141 ACCTL_VFRM | ACCTL_ESYN |
142 ACCTL_RSTN);
143 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_DCV | ACCTL_CRW |
144 ACCTL_VFRM | ACCTL_ESYN |
145 ACCTL_RSTN);
146 } else {
147 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_DCV | ACCTL_TC |
148 ACCTL_CRW | ACCTL_VFRM | ACCTL_ESYN |
149 ACCTL_RSTN);
150 }
151
152 /*
153 * Wait for the read to occur.
154 */
155 for (count = 0; count < 1000; count++) {
156 /*
157 * First, we want to wait for a short time.
158 */
159 udelay(10);
160 /*
161 * Now, check to see if the read has completed.
162 * ACCTL = 460h, DCV should be reset by now and 460h = 17h
163 */
164 if (!(snd_cs46xx_peekBA0(chip, BA0_ACCTL) & ACCTL_DCV))
165 goto ok1;
166 }
167
99b359ba 168 snd_printk(KERN_ERR "AC'97 read problem (ACCTL_DCV), reg = 0x%x\n", reg);
1da177e4
LT		 169 result = 0xffff;
170 goto end;
171
172 ok1:
173 /*
174 * Wait for the valid status bit to go active.
175 */
176 for (count = 0; count < 100; count++) {
177 /*
178 * Read the AC97 status register.
179 * ACSTS = Status Register = 464h
180 * VSTS - Valid Status
181 */
182 if (snd_cs46xx_peekBA0(chip, BA0_ACSTS + offset) & ACSTS_VSTS)
183 goto ok2;
184 udelay(10);
185 }
186
99b359ba 187 snd_printk(KERN_ERR "AC'97 read problem (ACSTS_VSTS), codec_index %d, reg = 0x%x\n", codec_index, reg);
1da177e4
LT		 188 result = 0xffff;
189 goto end;
190
191 ok2:
192 /*
193 * Read the data returned from the AC97 register.
194 * ACSDA = Status Data Register = 474h
195 */
196#if 0
197 printk("e) reg = 0x%x, val = 0x%x, BA0_ACCAD = 0x%x\n", reg,
198 snd_cs46xx_peekBA0(chip, BA0_ACSDA),
199 snd_cs46xx_peekBA0(chip, BA0_ACCAD));
200#endif
201
202 //snd_cs46xx_peekBA0(chip, BA0_ACCAD);
203 result = snd_cs46xx_peekBA0(chip, BA0_ACSDA + offset);
204 end:
205 chip->active_ctrl(chip, -1);
206 return result;
207}
208
3d19f804 209static unsigned short snd_cs46xx_ac97_read(struct snd_ac97 * ac97,
1da177e4
LT		 210 unsigned short reg)
211{
3d19f804 212 struct snd_cs46xx *chip = ac97->private_data;
1da177e4
LT		 213 unsigned short val;
214 int codec_index = ac97->num;
215
da3cec35
TI		 216 if (snd_BUG_ON(codec_index != CS46XX_PRIMARY_CODEC_INDEX &&
217 codec_index != CS46XX_SECONDARY_CODEC_INDEX))
218 return 0xffff;
1da177e4
LT		 219
220 val = snd_cs46xx_codec_read(chip, reg, codec_index);
221
222 return val;
223}
224
225
3d19f804 226static void snd_cs46xx_codec_write(struct snd_cs46xx *chip,
1da177e4
LT		 227 unsigned short reg,
228 unsigned short val,
229 int codec_index)
230{
231 int count;
232
da3cec35
TI		 233 if (snd_BUG_ON(codec_index != CS46XX_PRIMARY_CODEC_INDEX &&
234 codec_index != CS46XX_SECONDARY_CODEC_INDEX))
235 return;
1da177e4
LT		 236
237 chip->active_ctrl(chip, 1);
238
239 /*
240 * 1. Write ACCAD = Command Address Register = 46Ch for AC97 register address
241 * 2. Write ACCDA = Command Data Register = 470h for data to write to AC97
242 * 3. Write ACCTL = Control Register = 460h for initiating the write
243 * 4. Read ACCTL = 460h, DCV should be reset by now and 460h = 07h
244 * 5. if DCV not cleared, break and return error
245 */
246
247 /*
248 * Setup the AC97 control registers on the CS461x to send the
249 * appropriate command to the AC97 to perform the read.
250 * ACCAD = Command Address Register = 46Ch
251 * ACCDA = Command Data Register = 470h
252 * ACCTL = Control Register = 460h
253 * set DCV - will clear when process completed
254 * reset CRW - Write command
255 * set VFRM - valid frame enabled
256 * set ESYN - ASYNC generation enabled
257 * set RSTN - ARST# inactive, AC97 codec not reset
258 */
259 snd_cs46xx_pokeBA0(chip, BA0_ACCAD , reg);
260 snd_cs46xx_pokeBA0(chip, BA0_ACCDA , val);
261 snd_cs46xx_peekBA0(chip, BA0_ACCTL);
262
263 if (codec_index == CS46XX_PRIMARY_CODEC_INDEX) {
264 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, /* clear ACCTL_DCV */ ACCTL_VFRM |
265 ACCTL_ESYN | ACCTL_RSTN);
266 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_DCV | ACCTL_VFRM |
267 ACCTL_ESYN | ACCTL_RSTN);
268 } else {
269 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_DCV | ACCTL_TC |
270 ACCTL_VFRM | ACCTL_ESYN | ACCTL_RSTN);
271 }
272
273 for (count = 0; count < 4000; count++) {
274 /*
275 * First, we want to wait for a short time.
276 */
277 udelay(10);
278 /*
279 * Now, check to see if the write has completed.
280 * ACCTL = 460h, DCV should be reset by now and 460h = 07h
281 */
282 if (!(snd_cs46xx_peekBA0(chip, BA0_ACCTL) & ACCTL_DCV)) {
283 goto end;
284 }
285 }
99b359ba 286 snd_printk(KERN_ERR "AC'97 write problem, codec_index = %d, reg = 0x%x, val = 0x%x\n", codec_index, reg, val);
1da177e4
LT		 287 end:
288 chip->active_ctrl(chip, -1);
289}
290
3d19f804 291static void snd_cs46xx_ac97_write(struct snd_ac97 *ac97,
1da177e4
LT		 292 unsigned short reg,
293 unsigned short val)
294{
3d19f804 295 struct snd_cs46xx *chip = ac97->private_data;
1da177e4
LT		 296 int codec_index = ac97->num;
297
da3cec35
TI		 298 if (snd_BUG_ON(codec_index != CS46XX_PRIMARY_CODEC_INDEX &&
299 codec_index != CS46XX_SECONDARY_CODEC_INDEX))
300 return;
1da177e4
LT		 301
302 snd_cs46xx_codec_write(chip, reg, val, codec_index);
303}
304
305
306/*
307 * Chip initialization
308 */
309
3d19f804 310int snd_cs46xx_download(struct snd_cs46xx *chip,
1da177e4
LT		 311 u32 *src,
312 unsigned long offset,
313 unsigned long len)
314{
315 void __iomem *dst;
316 unsigned int bank = offset >> 16;
317 offset = offset & 0xffff;
318
da3cec35
TI		 319 if (snd_BUG_ON((offset & 3) || (len & 3)))
320 return -EINVAL;
1da177e4
LT		 321 dst = chip->region.idx[bank+1].remap_addr + offset;
322 len /= sizeof(u32);
323
324 /* writel already converts 32-bit value to right endianess */
325 while (len-- > 0) {
326 writel(*src++, dst);
327 dst += sizeof(u32);
328 }
329 return 0;
330}
331
332#ifdef CONFIG_SND_CS46XX_NEW_DSP
333
334#include "imgs/cwc4630.h"
335#include "imgs/cwcasync.h"
336#include "imgs/cwcsnoop.h"
337#include "imgs/cwcbinhack.h"
338#include "imgs/cwcdma.h"
339
3d19f804 340int snd_cs46xx_clear_BA1(struct snd_cs46xx *chip,
1da177e4
LT		 341 unsigned long offset,
342 unsigned long len)
343{
344 void __iomem *dst;
345 unsigned int bank = offset >> 16;
346 offset = offset & 0xffff;
347
da3cec35
TI		 348 if (snd_BUG_ON((offset & 3) || (len & 3)))
349 return -EINVAL;
1da177e4
LT		 350 dst = chip->region.idx[bank+1].remap_addr + offset;
351 len /= sizeof(u32);
352
353 /* writel already converts 32-bit value to right endianess */
354 while (len-- > 0) {
355 writel(0, dst);
356 dst += sizeof(u32);
357 }
358 return 0;
359}
360
361#else /* old DSP image */
362
363#include "cs46xx_image.h"
364
3d19f804 365int snd_cs46xx_download_image(struct snd_cs46xx *chip)
1da177e4
LT		 366{
367 int idx, err;
368 unsigned long offset = 0;
369
370 for (idx = 0; idx < BA1_MEMORY_COUNT; idx++) {
371 if ((err = snd_cs46xx_download(chip,
372 &BA1Struct.map[offset],
373 BA1Struct.memory[idx].offset,
374 BA1Struct.memory[idx].size)) < 0)
375 return err;
376 offset += BA1Struct.memory[idx].size >> 2;
377 }
378 return 0;
379}
380#endif /* CONFIG_SND_CS46XX_NEW_DSP */
381
382/*
383 * Chip reset
384 */
385
3d19f804 386static void snd_cs46xx_reset(struct snd_cs46xx *chip)
1da177e4
LT		 387{
388 int idx;
389
390 /*
391 * Write the reset bit of the SP control register.
392 */
393 snd_cs46xx_poke(chip, BA1_SPCR, SPCR_RSTSP);
394
395 /*
396 * Write the control register.
397 */
398 snd_cs46xx_poke(chip, BA1_SPCR, SPCR_DRQEN);
399
400 /*
401 * Clear the trap registers.
402 */
403 for (idx = 0; idx < 8; idx++) {
404 snd_cs46xx_poke(chip, BA1_DREG, DREG_REGID_TRAP_SELECT + idx);
405 snd_cs46xx_poke(chip, BA1_TWPR, 0xFFFF);
406 }
407 snd_cs46xx_poke(chip, BA1_DREG, 0);
408
409 /*
410 * Set the frame timer to reflect the number of cycles per frame.
411 */
412 snd_cs46xx_poke(chip, BA1_FRMT, 0xadf);
413}
414
3d19f804 415static int cs46xx_wait_for_fifo(struct snd_cs46xx * chip,int retry_timeout)
1da177e4
LT		 416{
417 u32 i, status = 0;
418 /*
419 * Make sure the previous FIFO write operation has completed.
420 */
421 for(i = 0; i < 50; i++){
422 status = snd_cs46xx_peekBA0(chip, BA0_SERBST);
423
424 if( !(status & SERBST_WBSY) )
425 break;
426
427 mdelay(retry_timeout);
428 }
429
430 if(status & SERBST_WBSY) {
431 snd_printk( KERN_ERR "cs46xx: failure waiting for FIFO command to complete\n");
432
433 return -EINVAL;
434 }
435
436 return 0;
437}
438
3d19f804 439static void snd_cs46xx_clear_serial_FIFOs(struct snd_cs46xx *chip)
1da177e4
LT		 440{
441 int idx, powerdown = 0;
442 unsigned int tmp;
443
444 /*
445 * See if the devices are powered down. If so, we must power them up first
446 * or they will not respond.
447 */
448 tmp = snd_cs46xx_peekBA0(chip, BA0_CLKCR1);
449 if (!(tmp & CLKCR1_SWCE)) {
450 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp | CLKCR1_SWCE);
451 powerdown = 1;
452 }
453
454 /*
455 * We want to clear out the serial port FIFOs so we don't end up playing
456 * whatever random garbage happens to be in them. We fill the sample FIFOS
457 * with zero (silence).
458 */
459 snd_cs46xx_pokeBA0(chip, BA0_SERBWP, 0);
460
461 /*
462 * Fill all 256 sample FIFO locations.
463 */
464 for (idx = 0; idx < 0xFF; idx++) {
465 /*
466 * Make sure the previous FIFO write operation has completed.
467 */
468 if (cs46xx_wait_for_fifo(chip,1)) {
469 snd_printdd ("failed waiting for FIFO at addr (%02X)\n",idx);
470
471 if (powerdown)
472 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp);
473
474 break;
475 }
476 /*
477 * Write the serial port FIFO index.
478 */
479 snd_cs46xx_pokeBA0(chip, BA0_SERBAD, idx);
480 /*
481 * Tell the serial port to load the new value into the FIFO location.
482 */
483 snd_cs46xx_pokeBA0(chip, BA0_SERBCM, SERBCM_WRC);
484 }
485 /*
486 * Now, if we powered up the devices, then power them back down again.
487 * This is kinda ugly, but should never happen.
488 */
489 if (powerdown)
490 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp);
491}
492
3d19f804 493static void snd_cs46xx_proc_start(struct snd_cs46xx *chip)
1da177e4
LT		 494{
495 int cnt;
496
497 /*
498 * Set the frame timer to reflect the number of cycles per frame.
499 */
500 snd_cs46xx_poke(chip, BA1_FRMT, 0xadf);
501 /*
502 * Turn on the run, run at frame, and DMA enable bits in the local copy of
503 * the SP control register.
504 */
505 snd_cs46xx_poke(chip, BA1_SPCR, SPCR_RUN | SPCR_RUNFR | SPCR_DRQEN);
506 /*
507 * Wait until the run at frame bit resets itself in the SP control
508 * register.
509 */
510 for (cnt = 0; cnt < 25; cnt++) {
511 udelay(50);
512 if (!(snd_cs46xx_peek(chip, BA1_SPCR) & SPCR_RUNFR))
513 break;
514 }
515
516 if (snd_cs46xx_peek(chip, BA1_SPCR) & SPCR_RUNFR)
99b359ba 517 snd_printk(KERN_ERR "SPCR_RUNFR never reset\n");
1da177e4
LT		 518}
519
3d19f804 520static void snd_cs46xx_proc_stop(struct snd_cs46xx *chip)
1da177e4
LT		 521{
522 /*
523 * Turn off the run, run at frame, and DMA enable bits in the local copy of
524 * the SP control register.
525 */
526 snd_cs46xx_poke(chip, BA1_SPCR, 0);
527}
528
529/*
530 * Sample rate routines
531 */
532
533#define GOF_PER_SEC 200
534
3d19f804 535static void snd_cs46xx_set_play_sample_rate(struct snd_cs46xx *chip, unsigned int rate)
1da177e4
LT		 536{
537 unsigned long flags;
538 unsigned int tmp1, tmp2;
539 unsigned int phiIncr;
540 unsigned int correctionPerGOF, correctionPerSec;
541
542 /*
543 * Compute the values used to drive the actual sample rate conversion.
544 * The following formulas are being computed, using inline assembly
545 * since we need to use 64 bit arithmetic to compute the values:
546 *
547 * phiIncr = floor((Fs,in * 2^26) / Fs,out)
548 * correctionPerGOF = floor((Fs,in * 2^26 - Fs,out * phiIncr) /
549 * GOF_PER_SEC)
550 * ulCorrectionPerSec = Fs,in * 2^26 - Fs,out * phiIncr -M
551 * GOF_PER_SEC * correctionPerGOF
552 *
553 * i.e.
554 *
555 * phiIncr:other = dividend:remainder((Fs,in * 2^26) / Fs,out)
556 * correctionPerGOF:correctionPerSec =
557 * dividend:remainder(ulOther / GOF_PER_SEC)
558 */
559 tmp1 = rate << 16;
560 phiIncr = tmp1 / 48000;
561 tmp1 -= phiIncr * 48000;
562 tmp1 <<= 10;
563 phiIncr <<= 10;
564 tmp2 = tmp1 / 48000;
565 phiIncr += tmp2;
566 tmp1 -= tmp2 * 48000;
567 correctionPerGOF = tmp1 / GOF_PER_SEC;
568 tmp1 -= correctionPerGOF * GOF_PER_SEC;
569 correctionPerSec = tmp1;
570
571 /*
572 * Fill in the SampleRateConverter control block.
573 */
574 spin_lock_irqsave(&chip->reg_lock, flags);
575 snd_cs46xx_poke(chip, BA1_PSRC,
576 ((correctionPerSec << 16) & 0xFFFF0000) | (correctionPerGOF & 0xFFFF));
577 snd_cs46xx_poke(chip, BA1_PPI, phiIncr);
578 spin_unlock_irqrestore(&chip->reg_lock, flags);
579}
580
3d19f804 581static void snd_cs46xx_set_capture_sample_rate(struct snd_cs46xx *chip, unsigned int rate)
1da177e4
LT		 582{
583 unsigned long flags;
584 unsigned int phiIncr, coeffIncr, tmp1, tmp2;
585 unsigned int correctionPerGOF, correctionPerSec, initialDelay;
586 unsigned int frameGroupLength, cnt;
587
588 /*
589 * We can only decimate by up to a factor of 1/9th the hardware rate.
590 * Correct the value if an attempt is made to stray outside that limit.
591 */
592 if ((rate * 9) < 48000)
593 rate = 48000 / 9;
594
595 /*
596 * We can not capture at at rate greater than the Input Rate (48000).
597 * Return an error if an attempt is made to stray outside that limit.
598 */
599 if (rate > 48000)
600 rate = 48000;
601
602 /*
603 * Compute the values used to drive the actual sample rate conversion.
604 * The following formulas are being computed, using inline assembly
605 * since we need to use 64 bit arithmetic to compute the values:
606 *
607 * coeffIncr = -floor((Fs,out * 2^23) / Fs,in)
608 * phiIncr = floor((Fs,in * 2^26) / Fs,out)
609 * correctionPerGOF = floor((Fs,in * 2^26 - Fs,out * phiIncr) /
610 * GOF_PER_SEC)
611 * correctionPerSec = Fs,in * 2^26 - Fs,out * phiIncr -
612 * GOF_PER_SEC * correctionPerGOF
613 * initialDelay = ceil((24 * Fs,in) / Fs,out)
614 *
615 * i.e.
616 *
617 * coeffIncr = neg(dividend((Fs,out * 2^23) / Fs,in))
618 * phiIncr:ulOther = dividend:remainder((Fs,in * 2^26) / Fs,out)
619 * correctionPerGOF:correctionPerSec =
620 * dividend:remainder(ulOther / GOF_PER_SEC)
621 * initialDelay = dividend(((24 * Fs,in) + Fs,out - 1) / Fs,out)
622 */
623
624 tmp1 = rate << 16;
625 coeffIncr = tmp1 / 48000;
626 tmp1 -= coeffIncr * 48000;
627 tmp1 <<= 7;
628 coeffIncr <<= 7;
629 coeffIncr += tmp1 / 48000;
630 coeffIncr ^= 0xFFFFFFFF;
631 coeffIncr++;
632 tmp1 = 48000 << 16;
633 phiIncr = tmp1 / rate;
634 tmp1 -= phiIncr * rate;
635 tmp1 <<= 10;
636 phiIncr <<= 10;
637 tmp2 = tmp1 / rate;
638 phiIncr += tmp2;
639 tmp1 -= tmp2 * rate;
640 correctionPerGOF = tmp1 / GOF_PER_SEC;
641 tmp1 -= correctionPerGOF * GOF_PER_SEC;
642 correctionPerSec = tmp1;
643 initialDelay = ((48000 * 24) + rate - 1) / rate;
644
645 /*
646 * Fill in the VariDecimate control block.
647 */
648 spin_lock_irqsave(&chip->reg_lock, flags);
649 snd_cs46xx_poke(chip, BA1_CSRC,
650 ((correctionPerSec << 16) & 0xFFFF0000) | (correctionPerGOF & 0xFFFF));
651 snd_cs46xx_poke(chip, BA1_CCI, coeffIncr);
652 snd_cs46xx_poke(chip, BA1_CD,
653 (((BA1_VARIDEC_BUF_1 + (initialDelay << 2)) << 16) & 0xFFFF0000) | 0x80);
654 snd_cs46xx_poke(chip, BA1_CPI, phiIncr);
655 spin_unlock_irqrestore(&chip->reg_lock, flags);
656
657 /*
658 * Figure out the frame group length for the write back task. Basically,
659 * this is just the factors of 24000 (2^6*3*5^3) that are not present in
660 * the output sample rate.
661 */
662 frameGroupLength = 1;
663 for (cnt = 2; cnt <= 64; cnt *= 2) {
664 if (((rate / cnt) * cnt) != rate)
665 frameGroupLength *= 2;
666 }
667 if (((rate / 3) * 3) != rate) {
668 frameGroupLength *= 3;
669 }
670 for (cnt = 5; cnt <= 125; cnt *= 5) {
671 if (((rate / cnt) * cnt) != rate)
672 frameGroupLength *= 5;
673 }
674
675 /*
676 * Fill in the WriteBack control block.
677 */
678 spin_lock_irqsave(&chip->reg_lock, flags);
679 snd_cs46xx_poke(chip, BA1_CFG1, frameGroupLength);
680 snd_cs46xx_poke(chip, BA1_CFG2, (0x00800000 | frameGroupLength));
681 snd_cs46xx_poke(chip, BA1_CCST, 0x0000FFFF);
682 snd_cs46xx_poke(chip, BA1_CSPB, ((65536 * rate) / 24000));
683 snd_cs46xx_poke(chip, (BA1_CSPB + 4), 0x0000FFFF);
684 spin_unlock_irqrestore(&chip->reg_lock, flags);
685}
686
687/*
688 * PCM part
689 */
690
3d19f804
TI		 691static void snd_cs46xx_pb_trans_copy(struct snd_pcm_substream *substream,
692 struct snd_pcm_indirect *rec, size_t bytes)
1da177e4 693{
3d19f804
TI		 694 struct snd_pcm_runtime *runtime = substream->runtime;
695 struct snd_cs46xx_pcm * cpcm = runtime->private_data;
1da177e4
LT		 696 memcpy(cpcm->hw_buf.area + rec->hw_data, runtime->dma_area + rec->sw_data, bytes);
697}
698
3d19f804 699static int snd_cs46xx_playback_transfer(struct snd_pcm_substream *substream)
1da177e4 700{
3d19f804
TI		 701 struct snd_pcm_runtime *runtime = substream->runtime;
702 struct snd_cs46xx_pcm * cpcm = runtime->private_data;
1da177e4
LT		 703 snd_pcm_indirect_playback_transfer(substream, &cpcm->pcm_rec, snd_cs46xx_pb_trans_copy);
704 return 0;
705}
706
3d19f804
TI		 707static void snd_cs46xx_cp_trans_copy(struct snd_pcm_substream *substream,
708 struct snd_pcm_indirect *rec, size_t bytes)
1da177e4 709{
3d19f804
TI		 710 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
711 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 712 memcpy(runtime->dma_area + rec->sw_data,
713 chip->capt.hw_buf.area + rec->hw_data, bytes);
714}
715
3d19f804 716static int snd_cs46xx_capture_transfer(struct snd_pcm_substream *substream)
1da177e4 717{
3d19f804 718 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 719 snd_pcm_indirect_capture_transfer(substream, &chip->capt.pcm_rec, snd_cs46xx_cp_trans_copy);
720 return 0;
721}
722
3d19f804 723static snd_pcm_uframes_t snd_cs46xx_playback_direct_pointer(struct snd_pcm_substream *substream)
1da177e4 724{
3d19f804 725 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4 726 size_t ptr;
3d19f804 727 struct snd_cs46xx_pcm *cpcm = substream->runtime->private_data;
da3cec35
TI		 728
729 if (snd_BUG_ON(!cpcm->pcm_channel))
730 return -ENXIO;
1da177e4
LT		 731
732#ifdef CONFIG_SND_CS46XX_NEW_DSP
733 ptr = snd_cs46xx_peek(chip, (cpcm->pcm_channel->pcm_reader_scb->address + 2) << 2);
734#else
735 ptr = snd_cs46xx_peek(chip, BA1_PBA);
736#endif
737 ptr -= cpcm->hw_buf.addr;
738 return ptr >> cpcm->shift;
739}
740
3d19f804 741static snd_pcm_uframes_t snd_cs46xx_playback_indirect_pointer(struct snd_pcm_substream *substream)
1da177e4 742{
3d19f804 743 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4 744 size_t ptr;
3d19f804 745 struct snd_cs46xx_pcm *cpcm = substream->runtime->private_data;
1da177e4
LT		 746
747#ifdef CONFIG_SND_CS46XX_NEW_DSP
da3cec35
TI		 748 if (snd_BUG_ON(!cpcm->pcm_channel))
749 return -ENXIO;
1da177e4
LT		 750 ptr = snd_cs46xx_peek(chip, (cpcm->pcm_channel->pcm_reader_scb->address + 2) << 2);
751#else
752 ptr = snd_cs46xx_peek(chip, BA1_PBA);
753#endif
754 ptr -= cpcm->hw_buf.addr;
755 return snd_pcm_indirect_playback_pointer(substream, &cpcm->pcm_rec, ptr);
756}
757
3d19f804 758static snd_pcm_uframes_t snd_cs46xx_capture_direct_pointer(struct snd_pcm_substream *substream)
1da177e4 759{
3d19f804 760 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 761 size_t ptr = snd_cs46xx_peek(chip, BA1_CBA) - chip->capt.hw_buf.addr;
762 return ptr >> chip->capt.shift;
763}
764
3d19f804 765static snd_pcm_uframes_t snd_cs46xx_capture_indirect_pointer(struct snd_pcm_substream *substream)
1da177e4 766{
3d19f804 767 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 768 size_t ptr = snd_cs46xx_peek(chip, BA1_CBA) - chip->capt.hw_buf.addr;
769 return snd_pcm_indirect_capture_pointer(substream, &chip->capt.pcm_rec, ptr);
770}
771
3d19f804 772static int snd_cs46xx_playback_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 773 int cmd)
774{
3d19f804
TI		 775 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
776 /*struct snd_pcm_runtime *runtime = substream->runtime;*/
1da177e4
LT		 777 int result = 0;
778
779#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 780 struct snd_cs46xx_pcm *cpcm = substream->runtime->private_data;
1da177e4
LT		 781 if (! cpcm->pcm_channel) {
782 return -ENXIO;
783 }
784#endif
785 switch (cmd) {
786 case SNDRV_PCM_TRIGGER_START:
787 case SNDRV_PCM_TRIGGER_RESUME:
788#ifdef CONFIG_SND_CS46XX_NEW_DSP
789 /* magic value to unmute PCM stream playback volume */
790 snd_cs46xx_poke(chip, (cpcm->pcm_channel->pcm_reader_scb->address +
791 SCBVolumeCtrl) << 2, 0x80008000);
792
793 if (cpcm->pcm_channel->unlinked)
794 cs46xx_dsp_pcm_link(chip,cpcm->pcm_channel);
795
796 if (substream->runtime->periods != CS46XX_FRAGS)
797 snd_cs46xx_playback_transfer(substream);
798#else
799 spin_lock(&chip->reg_lock);
800 if (substream->runtime->periods != CS46XX_FRAGS)
801 snd_cs46xx_playback_transfer(substream);
802 { unsigned int tmp;
803 tmp = snd_cs46xx_peek(chip, BA1_PCTL);
804 tmp &= 0x0000ffff;
805 snd_cs46xx_poke(chip, BA1_PCTL, chip->play_ctl | tmp);
806 }
807 spin_unlock(&chip->reg_lock);
808#endif
809 break;
810 case SNDRV_PCM_TRIGGER_STOP:
811 case SNDRV_PCM_TRIGGER_SUSPEND:
812#ifdef CONFIG_SND_CS46XX_NEW_DSP
813 /* magic mute channel */
814 snd_cs46xx_poke(chip, (cpcm->pcm_channel->pcm_reader_scb->address +
815 SCBVolumeCtrl) << 2, 0xffffffff);
816
817 if (!cpcm->pcm_channel->unlinked)
818 cs46xx_dsp_pcm_unlink(chip,cpcm->pcm_channel);
819#else
820 spin_lock(&chip->reg_lock);
821 { unsigned int tmp;
822 tmp = snd_cs46xx_peek(chip, BA1_PCTL);
823 tmp &= 0x0000ffff;
824 snd_cs46xx_poke(chip, BA1_PCTL, tmp);
825 }
826 spin_unlock(&chip->reg_lock);
827#endif
828 break;
829 default:
830 result = -EINVAL;
831 break;
832 }
833
834 return result;
835}
836
3d19f804 837static int snd_cs46xx_capture_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 838 int cmd)
839{
3d19f804 840 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 841 unsigned int tmp;
842 int result = 0;
843
844 spin_lock(&chip->reg_lock);
845 switch (cmd) {
846 case SNDRV_PCM_TRIGGER_START:
847 case SNDRV_PCM_TRIGGER_RESUME:
848 tmp = snd_cs46xx_peek(chip, BA1_CCTL);
849 tmp &= 0xffff0000;
850 snd_cs46xx_poke(chip, BA1_CCTL, chip->capt.ctl | tmp);
851 break;
852 case SNDRV_PCM_TRIGGER_STOP:
853 case SNDRV_PCM_TRIGGER_SUSPEND:
854 tmp = snd_cs46xx_peek(chip, BA1_CCTL);
855 tmp &= 0xffff0000;
856 snd_cs46xx_poke(chip, BA1_CCTL, tmp);
857 break;
858 default:
859 result = -EINVAL;
860 break;
861 }
862 spin_unlock(&chip->reg_lock);
863
864 return result;
865}
866
867#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 868static int _cs46xx_adjust_sample_rate (struct snd_cs46xx *chip, struct snd_cs46xx_pcm *cpcm,
1da177e4
LT		 869 int sample_rate)
870{
871
872 /* If PCMReaderSCB and SrcTaskSCB not created yet ... */
873 if ( cpcm->pcm_channel == NULL) {
874 cpcm->pcm_channel = cs46xx_dsp_create_pcm_channel (chip, sample_rate,
875 cpcm, cpcm->hw_buf.addr,cpcm->pcm_channel_id);
876 if (cpcm->pcm_channel == NULL) {
877 snd_printk(KERN_ERR "cs46xx: failed to create virtual PCM channel\n");
878 return -ENOMEM;
879 }
880 cpcm->pcm_channel->sample_rate = sample_rate;
881 } else
882 /* if sample rate is changed */
883 if ((int)cpcm->pcm_channel->sample_rate != sample_rate) {
884 int unlinked = cpcm->pcm_channel->unlinked;
885 cs46xx_dsp_destroy_pcm_channel (chip,cpcm->pcm_channel);
886
887 if ( (cpcm->pcm_channel = cs46xx_dsp_create_pcm_channel (chip, sample_rate, cpcm,
888 cpcm->hw_buf.addr,
889 cpcm->pcm_channel_id)) == NULL) {
890 snd_printk(KERN_ERR "cs46xx: failed to re-create virtual PCM channel\n");
891 return -ENOMEM;
892 }
893
894 if (!unlinked) cs46xx_dsp_pcm_link (chip,cpcm->pcm_channel);
895 cpcm->pcm_channel->sample_rate = sample_rate;
896 }
897
898 return 0;
899}
900#endif
901
902
3d19f804
TI		 903static int snd_cs46xx_playback_hw_params(struct snd_pcm_substream *substream,
904 struct snd_pcm_hw_params *hw_params)
1da177e4 905{
3d19f804
TI		 906 struct snd_pcm_runtime *runtime = substream->runtime;
907 struct snd_cs46xx_pcm *cpcm;
1da177e4
LT		 908 int err;
909#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 910 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 911 int sample_rate = params_rate(hw_params);
912 int period_size = params_period_bytes(hw_params);
913#endif
914 cpcm = runtime->private_data;
915
916#ifdef CONFIG_SND_CS46XX_NEW_DSP
da3cec35
TI		 917 if (snd_BUG_ON(!sample_rate))
918 return -ENXIO;
1da177e4 919
62932df8 920 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 921
922 if (_cs46xx_adjust_sample_rate (chip,cpcm,sample_rate)) {
62932df8 923 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 924 return -ENXIO;
925 }
926
da3cec35 927 snd_BUG_ON(!cpcm->pcm_channel);
1da177e4 928 if (!cpcm->pcm_channel) {
62932df8 929 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 930 return -ENXIO;
931 }
932
933
934 if (cs46xx_dsp_pcm_channel_set_period (chip,cpcm->pcm_channel,period_size)) {
62932df8 935 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 936 return -EINVAL;
937 }
938
939 snd_printdd ("period_size (%d), periods (%d) buffer_size(%d)\n",
940 period_size, params_periods(hw_params),
941 params_buffer_bytes(hw_params));
942#endif
943
944 if (params_periods(hw_params) == CS46XX_FRAGS) {
945 if (runtime->dma_area != cpcm->hw_buf.area)
946 snd_pcm_lib_free_pages(substream);
947 runtime->dma_area = cpcm->hw_buf.area;
948 runtime->dma_addr = cpcm->hw_buf.addr;
949 runtime->dma_bytes = cpcm->hw_buf.bytes;
950
951
952#ifdef CONFIG_SND_CS46XX_NEW_DSP
953 if (cpcm->pcm_channel_id == DSP_PCM_MAIN_CHANNEL) {
954 substream->ops = &snd_cs46xx_playback_ops;
955 } else if (cpcm->pcm_channel_id == DSP_PCM_REAR_CHANNEL) {
956 substream->ops = &snd_cs46xx_playback_rear_ops;
957 } else if (cpcm->pcm_channel_id == DSP_PCM_CENTER_LFE_CHANNEL) {
958 substream->ops = &snd_cs46xx_playback_clfe_ops;
959 } else if (cpcm->pcm_channel_id == DSP_IEC958_CHANNEL) {
960 substream->ops = &snd_cs46xx_playback_iec958_ops;
961 } else {
da3cec35 962 snd_BUG();
1da177e4
LT		 963 }
964#else
965 substream->ops = &snd_cs46xx_playback_ops;
966#endif
967
968 } else {
969 if (runtime->dma_area == cpcm->hw_buf.area) {
970 runtime->dma_area = NULL;
971 runtime->dma_addr = 0;
972 runtime->dma_bytes = 0;
973 }
974 if ((err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params))) < 0) {
975#ifdef CONFIG_SND_CS46XX_NEW_DSP
62932df8 976 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 977#endif
978 return err;
979 }
980
981#ifdef CONFIG_SND_CS46XX_NEW_DSP
982 if (cpcm->pcm_channel_id == DSP_PCM_MAIN_CHANNEL) {
983 substream->ops = &snd_cs46xx_playback_indirect_ops;
984 } else if (cpcm->pcm_channel_id == DSP_PCM_REAR_CHANNEL) {
985 substream->ops = &snd_cs46xx_playback_indirect_rear_ops;
986 } else if (cpcm->pcm_channel_id == DSP_PCM_CENTER_LFE_CHANNEL) {
987 substream->ops = &snd_cs46xx_playback_indirect_clfe_ops;
988 } else if (cpcm->pcm_channel_id == DSP_IEC958_CHANNEL) {
989 substream->ops = &snd_cs46xx_playback_indirect_iec958_ops;
990 } else {
da3cec35 991 snd_BUG();
1da177e4
LT		 992 }
993#else
994 substream->ops = &snd_cs46xx_playback_indirect_ops;
995#endif
996
997 }
998
999#ifdef CONFIG_SND_CS46XX_NEW_DSP
62932df8 1000 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1001#endif
1002
1003 return 0;
1004}
1005
3d19f804 1006static int snd_cs46xx_playback_hw_free(struct snd_pcm_substream *substream)
1da177e4 1007{
3d19f804
TI		 1008 /*struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);*/
1009 struct snd_pcm_runtime *runtime = substream->runtime;
1010 struct snd_cs46xx_pcm *cpcm;
1da177e4
LT		 1011
1012 cpcm = runtime->private_data;
1013
1014 /* if play_back open fails, then this function
1015 is called and cpcm can actually be NULL here */
1016 if (!cpcm) return -ENXIO;
1017
1018 if (runtime->dma_area != cpcm->hw_buf.area)
1019 snd_pcm_lib_free_pages(substream);
1020
1021 runtime->dma_area = NULL;
1022 runtime->dma_addr = 0;
1023 runtime->dma_bytes = 0;
1024
1025 return 0;
1026}
1027
3d19f804 1028static int snd_cs46xx_playback_prepare(struct snd_pcm_substream *substream)
1da177e4
LT		 1029{
1030 unsigned int tmp;
1031 unsigned int pfie;
3d19f804
TI		 1032 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1033 struct snd_pcm_runtime *runtime = substream->runtime;
1034 struct snd_cs46xx_pcm *cpcm;
1da177e4
LT		 1035
1036 cpcm = runtime->private_data;
1037
1038#ifdef CONFIG_SND_CS46XX_NEW_DSP
da3cec35
TI		 1039 if (snd_BUG_ON(!cpcm->pcm_channel))
1040 return -ENXIO;
1da177e4
LT		 1041
1042 pfie = snd_cs46xx_peek(chip, (cpcm->pcm_channel->pcm_reader_scb->address + 1) << 2 );
1043 pfie &= ~0x0000f03f;
1044#else
1045 /* old dsp */
1046 pfie = snd_cs46xx_peek(chip, BA1_PFIE);
1047 pfie &= ~0x0000f03f;
1048#endif
1049
1050 cpcm->shift = 2;
1051 /* if to convert from stereo to mono */
1052 if (runtime->channels == 1) {
1053 cpcm->shift--;
1054 pfie |= 0x00002000;
1055 }
1056 /* if to convert from 8 bit to 16 bit */
1057 if (snd_pcm_format_width(runtime->format) == 8) {
1058 cpcm->shift--;
1059 pfie |= 0x00001000;
1060 }
1061 /* if to convert to unsigned */
1062 if (snd_pcm_format_unsigned(runtime->format))
1063 pfie |= 0x00008000;
1064
1065 /* Never convert byte order when sample stream is 8 bit */
1066 if (snd_pcm_format_width(runtime->format) != 8) {
1067 /* convert from big endian to little endian */
1068 if (snd_pcm_format_big_endian(runtime->format))
1069 pfie |= 0x00004000;
1070 }
1071
1072 memset(&cpcm->pcm_rec, 0, sizeof(cpcm->pcm_rec));
1073 cpcm->pcm_rec.sw_buffer_size = snd_pcm_lib_buffer_bytes(substream);
1074 cpcm->pcm_rec.hw_buffer_size = runtime->period_size * CS46XX_FRAGS << cpcm->shift;
1075
1076#ifdef CONFIG_SND_CS46XX_NEW_DSP
1077
1078 tmp = snd_cs46xx_peek(chip, (cpcm->pcm_channel->pcm_reader_scb->address) << 2);
1079 tmp &= ~0x000003ff;
1080 tmp |= (4 << cpcm->shift) - 1;
1081 /* playback transaction count register */
1082 snd_cs46xx_poke(chip, (cpcm->pcm_channel->pcm_reader_scb->address) << 2, tmp);
1083
1084 /* playback format && interrupt enable */
1085 snd_cs46xx_poke(chip, (cpcm->pcm_channel->pcm_reader_scb->address + 1) << 2, pfie | cpcm->pcm_channel->pcm_slot);
1086#else
1087 snd_cs46xx_poke(chip, BA1_PBA, cpcm->hw_buf.addr);
1088 tmp = snd_cs46xx_peek(chip, BA1_PDTC);
1089 tmp &= ~0x000003ff;
1090 tmp |= (4 << cpcm->shift) - 1;
1091 snd_cs46xx_poke(chip, BA1_PDTC, tmp);
1092 snd_cs46xx_poke(chip, BA1_PFIE, pfie);
1093 snd_cs46xx_set_play_sample_rate(chip, runtime->rate);
1094#endif
1095
1096 return 0;
1097}
1098
3d19f804
TI		 1099static int snd_cs46xx_capture_hw_params(struct snd_pcm_substream *substream,
1100 struct snd_pcm_hw_params *hw_params)
1da177e4 1101{
3d19f804
TI		 1102 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1103 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1104 int err;
1105
1106#ifdef CONFIG_SND_CS46XX_NEW_DSP
1107 cs46xx_dsp_pcm_ostream_set_period (chip, params_period_bytes(hw_params));
1108#endif
1109 if (runtime->periods == CS46XX_FRAGS) {
1110 if (runtime->dma_area != chip->capt.hw_buf.area)
1111 snd_pcm_lib_free_pages(substream);
1112 runtime->dma_area = chip->capt.hw_buf.area;
1113 runtime->dma_addr = chip->capt.hw_buf.addr;
1114 runtime->dma_bytes = chip->capt.hw_buf.bytes;
1115 substream->ops = &snd_cs46xx_capture_ops;
1116 } else {
1117 if (runtime->dma_area == chip->capt.hw_buf.area) {
1118 runtime->dma_area = NULL;
1119 runtime->dma_addr = 0;
1120 runtime->dma_bytes = 0;
1121 }
1122 if ((err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params))) < 0)
1123 return err;
1124 substream->ops = &snd_cs46xx_capture_indirect_ops;
1125 }
1126
1127 return 0;
1128}
1129
3d19f804 1130static int snd_cs46xx_capture_hw_free(struct snd_pcm_substream *substream)
1da177e4 1131{
3d19f804
TI		 1132 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1133 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1134
1135 if (runtime->dma_area != chip->capt.hw_buf.area)
1136 snd_pcm_lib_free_pages(substream);
1137 runtime->dma_area = NULL;
1138 runtime->dma_addr = 0;
1139 runtime->dma_bytes = 0;
1140
1141 return 0;
1142}
1143
3d19f804 1144static int snd_cs46xx_capture_prepare(struct snd_pcm_substream *substream)
1da177e4 1145{
3d19f804
TI		 1146 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1147 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1148
1149 snd_cs46xx_poke(chip, BA1_CBA, chip->capt.hw_buf.addr);
1150 chip->capt.shift = 2;
1151 memset(&chip->capt.pcm_rec, 0, sizeof(chip->capt.pcm_rec));
1152 chip->capt.pcm_rec.sw_buffer_size = snd_pcm_lib_buffer_bytes(substream);
1153 chip->capt.pcm_rec.hw_buffer_size = runtime->period_size * CS46XX_FRAGS << 2;
1154 snd_cs46xx_set_capture_sample_rate(chip, runtime->rate);
1155
1156 return 0;
1157}
1158
7d12e780 1159static irqreturn_t snd_cs46xx_interrupt(int irq, void *dev_id)
1da177e4 1160{
3d19f804 1161 struct snd_cs46xx *chip = dev_id;
1da177e4
LT		 1162 u32 status1;
1163#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 1164 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 1165 u32 status2;
1166 int i;
3d19f804 1167 struct snd_cs46xx_pcm *cpcm = NULL;
1da177e4
LT		 1168#endif
1169
1170 /*
1171 * Read the Interrupt Status Register to clear the interrupt
1172 */
1173 status1 = snd_cs46xx_peekBA0(chip, BA0_HISR);
1174 if ((status1 & 0x7fffffff) == 0) {
1175 snd_cs46xx_pokeBA0(chip, BA0_HICR, HICR_CHGM | HICR_IEV);
1176 return IRQ_NONE;
1177 }
1178
1179#ifdef CONFIG_SND_CS46XX_NEW_DSP
1180 status2 = snd_cs46xx_peekBA0(chip, BA0_HSR0);
1181
1182 for (i = 0; i < DSP_MAX_PCM_CHANNELS; ++i) {
1183 if (i <= 15) {
1184 if ( status1 & (1 << i) ) {
1185 if (i == CS46XX_DSP_CAPTURE_CHANNEL) {
1186 if (chip->capt.substream)
1187 snd_pcm_period_elapsed(chip->capt.substream);
1188 } else {
1189 if (ins->pcm_channels[i].active &&
1190 ins->pcm_channels[i].private_data &&
1191 !ins->pcm_channels[i].unlinked) {
1192 cpcm = ins->pcm_channels[i].private_data;
1193 snd_pcm_period_elapsed(cpcm->substream);
1194 }
1195 }
1196 }
1197 } else {
1198 if ( status2 & (1 << (i - 16))) {
1199 if (ins->pcm_channels[i].active &&
1200 ins->pcm_channels[i].private_data &&
1201 !ins->pcm_channels[i].unlinked) {
1202 cpcm = ins->pcm_channels[i].private_data;
1203 snd_pcm_period_elapsed(cpcm->substream);
1204 }
1205 }
1206 }
1207 }
1208
1209#else
1210 /* old dsp */
1211 if ((status1 & HISR_VC0) && chip->playback_pcm) {
1212 if (chip->playback_pcm->substream)
1213 snd_pcm_period_elapsed(chip->playback_pcm->substream);
1214 }
1215 if ((status1 & HISR_VC1) && chip->pcm) {
1216 if (chip->capt.substream)
1217 snd_pcm_period_elapsed(chip->capt.substream);
1218 }
1219#endif
1220
1221 if ((status1 & HISR_MIDI) && chip->rmidi) {
1222 unsigned char c;
1223
1224 spin_lock(&chip->reg_lock);
1225 while ((snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_RBE) == 0) {
1226 c = snd_cs46xx_peekBA0(chip, BA0_MIDRP);
1227 if ((chip->midcr & MIDCR_RIE) == 0)
1228 continue;
1229 snd_rawmidi_receive(chip->midi_input, &c, 1);
1230 }
1231 while ((snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_TBF) == 0) {
1232 if ((chip->midcr & MIDCR_TIE) == 0)
1233 break;
1234 if (snd_rawmidi_transmit(chip->midi_output, &c, 1) != 1) {
1235 chip->midcr &= ~MIDCR_TIE;
1236 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
1237 break;
1238 }
1239 snd_cs46xx_pokeBA0(chip, BA0_MIDWP, c);
1240 }
1241 spin_unlock(&chip->reg_lock);
1242 }
1243 /*
1244 * EOI to the PCI part....reenables interrupts
1245 */
1246 snd_cs46xx_pokeBA0(chip, BA0_HICR, HICR_CHGM | HICR_IEV);
1247
1248 return IRQ_HANDLED;
1249}
1250
3d19f804 1251static struct snd_pcm_hardware snd_cs46xx_playback =
1da177e4
LT		 1252{
1253 .info = (SNDRV_PCM_INFO_MMAP |
1254 SNDRV_PCM_INFO_INTERLEAVED |
41e4845c
JK		 1255 SNDRV_PCM_INFO_BLOCK_TRANSFER /*|*/
1256 /*SNDRV_PCM_INFO_RESUME*/),
1da177e4
LT		 1257 .formats = (SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_U8 |
1258 SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S16_BE |
1259 SNDRV_PCM_FMTBIT_U16_LE | SNDRV_PCM_FMTBIT_U16_BE),
1260 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
1261 .rate_min = 5500,
1262 .rate_max = 48000,
1263 .channels_min = 1,
1264 .channels_max = 2,
1265 .buffer_bytes_max = (256 * 1024),
1266 .period_bytes_min = CS46XX_MIN_PERIOD_SIZE,
1267 .period_bytes_max = CS46XX_MAX_PERIOD_SIZE,
1268 .periods_min = CS46XX_FRAGS,
1269 .periods_max = 1024,
1270 .fifo_size = 0,
1271};
1272
3d19f804 1273static struct snd_pcm_hardware snd_cs46xx_capture =
1da177e4
LT		 1274{
1275 .info = (SNDRV_PCM_INFO_MMAP |
1276 SNDRV_PCM_INFO_INTERLEAVED |
41e4845c
JK		 1277 SNDRV_PCM_INFO_BLOCK_TRANSFER /*|*/
1278 /*SNDRV_PCM_INFO_RESUME*/),
1da177e4
LT		 1279 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1280 .rates = SNDRV_PCM_RATE_CONTINUOUS | SNDRV_PCM_RATE_8000_48000,
1281 .rate_min = 5500,
1282 .rate_max = 48000,
1283 .channels_min = 2,
1284 .channels_max = 2,
1285 .buffer_bytes_max = (256 * 1024),
1286 .period_bytes_min = CS46XX_MIN_PERIOD_SIZE,
1287 .period_bytes_max = CS46XX_MAX_PERIOD_SIZE,
1288 .periods_min = CS46XX_FRAGS,
1289 .periods_max = 1024,
1290 .fifo_size = 0,
1291};
1292
1293#ifdef CONFIG_SND_CS46XX_NEW_DSP
1294
1295static unsigned int period_sizes[] = { 32, 64, 128, 256, 512, 1024, 2048 };
1296
3d19f804 1297static struct snd_pcm_hw_constraint_list hw_constraints_period_sizes = {
1da177e4
LT		 1298 .count = ARRAY_SIZE(period_sizes),
1299 .list = period_sizes,
1300 .mask = 0
1301};
1302
1303#endif
1304
3d19f804 1305static void snd_cs46xx_pcm_free_substream(struct snd_pcm_runtime *runtime)
1da177e4 1306{
4d572776 1307 kfree(runtime->private_data);
1da177e4
LT		 1308}
1309
3d19f804 1310static int _cs46xx_playback_open_channel (struct snd_pcm_substream *substream,int pcm_channel_id)
1da177e4 1311{
3d19f804
TI		 1312 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1313 struct snd_cs46xx_pcm * cpcm;
1314 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4 1315
e560d8d8 1316 cpcm = kzalloc(sizeof(*cpcm), GFP_KERNEL);
1da177e4
LT		 1317 if (cpcm == NULL)
1318 return -ENOMEM;
1319 if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(chip->pci),
1320 PAGE_SIZE, &cpcm->hw_buf) < 0) {
1321 kfree(cpcm);
1322 return -ENOMEM;
1323 }
1324
1325 runtime->hw = snd_cs46xx_playback;
1326 runtime->private_data = cpcm;
1327 runtime->private_free = snd_cs46xx_pcm_free_substream;
1328
1329 cpcm->substream = substream;
1330#ifdef CONFIG_SND_CS46XX_NEW_DSP
62932df8 1331 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 1332 cpcm->pcm_channel = NULL;
1333 cpcm->pcm_channel_id = pcm_channel_id;
1334
1335
1336 snd_pcm_hw_constraint_list(runtime, 0,
1337 SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1338 &hw_constraints_period_sizes);
1339
62932df8 1340 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1341#else
1342 chip->playback_pcm = cpcm; /* HACK */
1343#endif
1344
1345 if (chip->accept_valid)
1346 substream->runtime->hw.info |= SNDRV_PCM_INFO_MMAP_VALID;
1347 chip->active_ctrl(chip, 1);
1348
1349 return 0;
1350}
1351
3d19f804 1352static int snd_cs46xx_playback_open(struct snd_pcm_substream *substream)
1da177e4
LT		 1353{
1354 snd_printdd("open front channel\n");
1355 return _cs46xx_playback_open_channel(substream,DSP_PCM_MAIN_CHANNEL);
1356}
1357
1358#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 1359static int snd_cs46xx_playback_open_rear(struct snd_pcm_substream *substream)
1da177e4
LT		 1360{
1361 snd_printdd("open rear channel\n");
1362
1363 return _cs46xx_playback_open_channel(substream,DSP_PCM_REAR_CHANNEL);
1364}
1365
3d19f804 1366static int snd_cs46xx_playback_open_clfe(struct snd_pcm_substream *substream)
1da177e4
LT		 1367{
1368 snd_printdd("open center - LFE channel\n");
1369
1370 return _cs46xx_playback_open_channel(substream,DSP_PCM_CENTER_LFE_CHANNEL);
1371}
1372
3d19f804 1373static int snd_cs46xx_playback_open_iec958(struct snd_pcm_substream *substream)
1da177e4 1374{
3d19f804 1375 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1376
1377 snd_printdd("open raw iec958 channel\n");
1378
62932df8 1379 mutex_lock(&chip->spos_mutex);
1da177e4 1380 cs46xx_iec958_pre_open (chip);
62932df8 1381 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1382
1383 return _cs46xx_playback_open_channel(substream,DSP_IEC958_CHANNEL);
1384}
1385
3d19f804 1386static int snd_cs46xx_playback_close(struct snd_pcm_substream *substream);
1da177e4 1387
3d19f804 1388static int snd_cs46xx_playback_close_iec958(struct snd_pcm_substream *substream)
1da177e4
LT		 1389{
1390 int err;
3d19f804 1391 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1392
1393 snd_printdd("close raw iec958 channel\n");
1394
1395 err = snd_cs46xx_playback_close(substream);
1396
62932df8 1397 mutex_lock(&chip->spos_mutex);
1da177e4 1398 cs46xx_iec958_post_close (chip);
62932df8 1399 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1400
1401 return err;
1402}
1403#endif
1404
3d19f804 1405static int snd_cs46xx_capture_open(struct snd_pcm_substream *substream)
1da177e4 1406{
3d19f804 1407 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1408
1409 if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(chip->pci),
1410 PAGE_SIZE, &chip->capt.hw_buf) < 0)
1411 return -ENOMEM;
1412 chip->capt.substream = substream;
1413 substream->runtime->hw = snd_cs46xx_capture;
1414
1415 if (chip->accept_valid)
1416 substream->runtime->hw.info |= SNDRV_PCM_INFO_MMAP_VALID;
1417
1418 chip->active_ctrl(chip, 1);
1419
1420#ifdef CONFIG_SND_CS46XX_NEW_DSP
1421 snd_pcm_hw_constraint_list(substream->runtime, 0,
1422 SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1423 &hw_constraints_period_sizes);
1424#endif
1425 return 0;
1426}
1427
3d19f804 1428static int snd_cs46xx_playback_close(struct snd_pcm_substream *substream)
1da177e4 1429{
3d19f804
TI		 1430 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1431 struct snd_pcm_runtime *runtime = substream->runtime;
1432 struct snd_cs46xx_pcm * cpcm;
1da177e4
LT		 1433
1434 cpcm = runtime->private_data;
1435
1436 /* when playback_open fails, then cpcm can be NULL */
1437 if (!cpcm) return -ENXIO;
1438
1439#ifdef CONFIG_SND_CS46XX_NEW_DSP
62932df8 1440 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 1441 if (cpcm->pcm_channel) {
1442 cs46xx_dsp_destroy_pcm_channel(chip,cpcm->pcm_channel);
1443 cpcm->pcm_channel = NULL;
1444 }
62932df8 1445 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1446#else
1447 chip->playback_pcm = NULL;
1448#endif
1449
1450 cpcm->substream = NULL;
1451 snd_dma_free_pages(&cpcm->hw_buf);
1452 chip->active_ctrl(chip, -1);
1453
1454 return 0;
1455}
1456
3d19f804 1457static int snd_cs46xx_capture_close(struct snd_pcm_substream *substream)
1da177e4 1458{
3d19f804 1459 struct snd_cs46xx *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1460
1461 chip->capt.substream = NULL;
1462 snd_dma_free_pages(&chip->capt.hw_buf);
1463 chip->active_ctrl(chip, -1);
1464
1465 return 0;
1466}
1467
1468#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 1469static struct snd_pcm_ops snd_cs46xx_playback_rear_ops = {
1da177e4
LT		 1470 .open = snd_cs46xx_playback_open_rear,
1471 .close = snd_cs46xx_playback_close,
1472 .ioctl = snd_pcm_lib_ioctl,
1473 .hw_params = snd_cs46xx_playback_hw_params,
1474 .hw_free = snd_cs46xx_playback_hw_free,
1475 .prepare = snd_cs46xx_playback_prepare,
1476 .trigger = snd_cs46xx_playback_trigger,
1477 .pointer = snd_cs46xx_playback_direct_pointer,
1478};
1479
3d19f804 1480static struct snd_pcm_ops snd_cs46xx_playback_indirect_rear_ops = {
1da177e4
LT		 1481 .open = snd_cs46xx_playback_open_rear,
1482 .close = snd_cs46xx_playback_close,
1483 .ioctl = snd_pcm_lib_ioctl,
1484 .hw_params = snd_cs46xx_playback_hw_params,
1485 .hw_free = snd_cs46xx_playback_hw_free,
1486 .prepare = snd_cs46xx_playback_prepare,
1487 .trigger = snd_cs46xx_playback_trigger,
1488 .pointer = snd_cs46xx_playback_indirect_pointer,
1489 .ack = snd_cs46xx_playback_transfer,
1490};
1491
3d19f804 1492static struct snd_pcm_ops snd_cs46xx_playback_clfe_ops = {
1da177e4
LT		 1493 .open = snd_cs46xx_playback_open_clfe,
1494 .close = snd_cs46xx_playback_close,
1495 .ioctl = snd_pcm_lib_ioctl,
1496 .hw_params = snd_cs46xx_playback_hw_params,
1497 .hw_free = snd_cs46xx_playback_hw_free,
1498 .prepare = snd_cs46xx_playback_prepare,
1499 .trigger = snd_cs46xx_playback_trigger,
1500 .pointer = snd_cs46xx_playback_direct_pointer,
1501};
1502
3d19f804 1503static struct snd_pcm_ops snd_cs46xx_playback_indirect_clfe_ops = {
1da177e4
LT		 1504 .open = snd_cs46xx_playback_open_clfe,
1505 .close = snd_cs46xx_playback_close,
1506 .ioctl = snd_pcm_lib_ioctl,
1507 .hw_params = snd_cs46xx_playback_hw_params,
1508 .hw_free = snd_cs46xx_playback_hw_free,
1509 .prepare = snd_cs46xx_playback_prepare,
1510 .trigger = snd_cs46xx_playback_trigger,
1511 .pointer = snd_cs46xx_playback_indirect_pointer,
1512 .ack = snd_cs46xx_playback_transfer,
1513};
1514
3d19f804 1515static struct snd_pcm_ops snd_cs46xx_playback_iec958_ops = {
1da177e4
LT		 1516 .open = snd_cs46xx_playback_open_iec958,
1517 .close = snd_cs46xx_playback_close_iec958,
1518 .ioctl = snd_pcm_lib_ioctl,
1519 .hw_params = snd_cs46xx_playback_hw_params,
1520 .hw_free = snd_cs46xx_playback_hw_free,
1521 .prepare = snd_cs46xx_playback_prepare,
1522 .trigger = snd_cs46xx_playback_trigger,
1523 .pointer = snd_cs46xx_playback_direct_pointer,
1524};
1525
3d19f804 1526static struct snd_pcm_ops snd_cs46xx_playback_indirect_iec958_ops = {
1da177e4
LT		 1527 .open = snd_cs46xx_playback_open_iec958,
1528 .close = snd_cs46xx_playback_close_iec958,
1529 .ioctl = snd_pcm_lib_ioctl,
1530 .hw_params = snd_cs46xx_playback_hw_params,
1531 .hw_free = snd_cs46xx_playback_hw_free,
1532 .prepare = snd_cs46xx_playback_prepare,
1533 .trigger = snd_cs46xx_playback_trigger,
1534 .pointer = snd_cs46xx_playback_indirect_pointer,
1535 .ack = snd_cs46xx_playback_transfer,
1536};
1537
1538#endif
1539
3d19f804 1540static struct snd_pcm_ops snd_cs46xx_playback_ops = {
1da177e4
LT		 1541 .open = snd_cs46xx_playback_open,
1542 .close = snd_cs46xx_playback_close,
1543 .ioctl = snd_pcm_lib_ioctl,
1544 .hw_params = snd_cs46xx_playback_hw_params,
1545 .hw_free = snd_cs46xx_playback_hw_free,
1546 .prepare = snd_cs46xx_playback_prepare,
1547 .trigger = snd_cs46xx_playback_trigger,
1548 .pointer = snd_cs46xx_playback_direct_pointer,
1549};
1550
3d19f804 1551static struct snd_pcm_ops snd_cs46xx_playback_indirect_ops = {
1da177e4
LT		 1552 .open = snd_cs46xx_playback_open,
1553 .close = snd_cs46xx_playback_close,
1554 .ioctl = snd_pcm_lib_ioctl,
1555 .hw_params = snd_cs46xx_playback_hw_params,
1556 .hw_free = snd_cs46xx_playback_hw_free,
1557 .prepare = snd_cs46xx_playback_prepare,
1558 .trigger = snd_cs46xx_playback_trigger,
1559 .pointer = snd_cs46xx_playback_indirect_pointer,
1560 .ack = snd_cs46xx_playback_transfer,
1561};
1562
3d19f804 1563static struct snd_pcm_ops snd_cs46xx_capture_ops = {
1da177e4
LT		 1564 .open = snd_cs46xx_capture_open,
1565 .close = snd_cs46xx_capture_close,
1566 .ioctl = snd_pcm_lib_ioctl,
1567 .hw_params = snd_cs46xx_capture_hw_params,
1568 .hw_free = snd_cs46xx_capture_hw_free,
1569 .prepare = snd_cs46xx_capture_prepare,
1570 .trigger = snd_cs46xx_capture_trigger,
1571 .pointer = snd_cs46xx_capture_direct_pointer,
1572};
1573
3d19f804 1574static struct snd_pcm_ops snd_cs46xx_capture_indirect_ops = {
1da177e4
LT		 1575 .open = snd_cs46xx_capture_open,
1576 .close = snd_cs46xx_capture_close,
1577 .ioctl = snd_pcm_lib_ioctl,
1578 .hw_params = snd_cs46xx_capture_hw_params,
1579 .hw_free = snd_cs46xx_capture_hw_free,
1580 .prepare = snd_cs46xx_capture_prepare,
1581 .trigger = snd_cs46xx_capture_trigger,
1582 .pointer = snd_cs46xx_capture_indirect_pointer,
1583 .ack = snd_cs46xx_capture_transfer,
1584};
1585
1da177e4 1586#ifdef CONFIG_SND_CS46XX_NEW_DSP
1da177e4
LT		 1587#define MAX_PLAYBACK_CHANNELS (DSP_MAX_PCM_CHANNELS - 1)
1588#else
1589#define MAX_PLAYBACK_CHANNELS 1
1590#endif
1591
3d19f804 1592int __devinit snd_cs46xx_pcm(struct snd_cs46xx *chip, int device, struct snd_pcm ** rpcm)
1da177e4 1593{
3d19f804 1594 struct snd_pcm *pcm;
1da177e4
LT		 1595 int err;
1596
1597 if (rpcm)
1598 *rpcm = NULL;
1599 if ((err = snd_pcm_new(chip->card, "CS46xx", device, MAX_PLAYBACK_CHANNELS, 1, &pcm)) < 0)
1600 return err;
1601
1602 pcm->private_data = chip;
1da177e4
LT		 1603
1604 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_cs46xx_playback_ops);
1605 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_cs46xx_capture_ops);
1606
1607 /* global setup */
1608 pcm->info_flags = 0;
1609 strcpy(pcm->name, "CS46xx");
1610 chip->pcm = pcm;
1611
1612 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1613 snd_dma_pci_data(chip->pci), 64*1024, 256*1024);
1614
1615 if (rpcm)
1616 *rpcm = pcm;
1617
1618 return 0;
1619}
1620
1621
1622#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 1623int __devinit snd_cs46xx_pcm_rear(struct snd_cs46xx *chip, int device, struct snd_pcm ** rpcm)
1da177e4 1624{
3d19f804 1625 struct snd_pcm *pcm;
1da177e4
LT		 1626 int err;
1627
1628 if (rpcm)
1629 *rpcm = NULL;
1630
1631 if ((err = snd_pcm_new(chip->card, "CS46xx - Rear", device, MAX_PLAYBACK_CHANNELS, 0, &pcm)) < 0)
1632 return err;
1633
1634 pcm->private_data = chip;
1da177e4
LT		 1635
1636 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_cs46xx_playback_rear_ops);
1637
1638 /* global setup */
1639 pcm->info_flags = 0;
1640 strcpy(pcm->name, "CS46xx - Rear");
1641 chip->pcm_rear = pcm;
1642
1643 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1644 snd_dma_pci_data(chip->pci), 64*1024, 256*1024);
1645
1646 if (rpcm)
1647 *rpcm = pcm;
1648
1649 return 0;
1650}
1651
3d19f804 1652int __devinit snd_cs46xx_pcm_center_lfe(struct snd_cs46xx *chip, int device, struct snd_pcm ** rpcm)
1da177e4 1653{
3d19f804 1654 struct snd_pcm *pcm;
1da177e4
LT		 1655 int err;
1656
1657 if (rpcm)
1658 *rpcm = NULL;
1659
1660 if ((err = snd_pcm_new(chip->card, "CS46xx - Center LFE", device, MAX_PLAYBACK_CHANNELS, 0, &pcm)) < 0)
1661 return err;
1662
1663 pcm->private_data = chip;
1da177e4
LT		 1664
1665 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_cs46xx_playback_clfe_ops);
1666
1667 /* global setup */
1668 pcm->info_flags = 0;
1669 strcpy(pcm->name, "CS46xx - Center LFE");
1670 chip->pcm_center_lfe = pcm;
1671
1672 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1673 snd_dma_pci_data(chip->pci), 64*1024, 256*1024);
1674
1675 if (rpcm)
1676 *rpcm = pcm;
1677
1678 return 0;
1679}
1680
3d19f804 1681int __devinit snd_cs46xx_pcm_iec958(struct snd_cs46xx *chip, int device, struct snd_pcm ** rpcm)
1da177e4 1682{
3d19f804 1683 struct snd_pcm *pcm;
1da177e4
LT		 1684 int err;
1685
1686 if (rpcm)
1687 *rpcm = NULL;
1688
1689 if ((err = snd_pcm_new(chip->card, "CS46xx - IEC958", device, 1, 0, &pcm)) < 0)
1690 return err;
1691
1692 pcm->private_data = chip;
1da177e4
LT		 1693
1694 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_cs46xx_playback_iec958_ops);
1695
1696 /* global setup */
1697 pcm->info_flags = 0;
1698 strcpy(pcm->name, "CS46xx - IEC958");
1699 chip->pcm_rear = pcm;
1700
1701 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1702 snd_dma_pci_data(chip->pci), 64*1024, 256*1024);
1703
1704 if (rpcm)
1705 *rpcm = pcm;
1706
1707 return 0;
1708}
1709#endif
1710
1711/*
1712 * Mixer routines
1713 */
3d19f804 1714static void snd_cs46xx_mixer_free_ac97_bus(struct snd_ac97_bus *bus)
1da177e4 1715{
3d19f804 1716 struct snd_cs46xx *chip = bus->private_data;
1da177e4
LT		 1717
1718 chip->ac97_bus = NULL;
1719}
1720
3d19f804 1721static void snd_cs46xx_mixer_free_ac97(struct snd_ac97 *ac97)
1da177e4 1722{
3d19f804 1723 struct snd_cs46xx *chip = ac97->private_data;
1da177e4 1724
da3cec35
TI		 1725 if (snd_BUG_ON(ac97 != chip->ac97[CS46XX_PRIMARY_CODEC_INDEX] &&
1726 ac97 != chip->ac97[CS46XX_SECONDARY_CODEC_INDEX]))
1727 return;
1da177e4
LT		 1728
1729 if (ac97 == chip->ac97[CS46XX_PRIMARY_CODEC_INDEX]) {
1730 chip->ac97[CS46XX_PRIMARY_CODEC_INDEX] = NULL;
1731 chip->eapd_switch = NULL;
1732 }
1733 else
1734 chip->ac97[CS46XX_SECONDARY_CODEC_INDEX] = NULL;
1735}
1736
3d19f804
TI		 1737static int snd_cs46xx_vol_info(struct snd_kcontrol *kcontrol,
1738 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1739{
1740 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1741 uinfo->count = 2;
1742 uinfo->value.integer.min = 0;
1743 uinfo->value.integer.max = 0x7fff;
1744 return 0;
1745}
1746
3d19f804 1747static int snd_cs46xx_vol_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1748{
3d19f804 1749 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1750 int reg = kcontrol->private_value;
1751 unsigned int val = snd_cs46xx_peek(chip, reg);
1752 ucontrol->value.integer.value[0] = 0xffff - (val >> 16);
1753 ucontrol->value.integer.value[1] = 0xffff - (val & 0xffff);
1754 return 0;
1755}
1756
3d19f804 1757static int snd_cs46xx_vol_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1758{
3d19f804 1759 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1760 int reg = kcontrol->private_value;
1761 unsigned int val = ((0xffff - ucontrol->value.integer.value[0]) << 16 |
1762 (0xffff - ucontrol->value.integer.value[1]));
1763 unsigned int old = snd_cs46xx_peek(chip, reg);
1764 int change = (old != val);
1765
1766 if (change) {
1767 snd_cs46xx_poke(chip, reg, val);
1768 }
1769
1770 return change;
1771}
1772
1773#ifdef CONFIG_SND_CS46XX_NEW_DSP
1774
3d19f804 1775static int snd_cs46xx_vol_dac_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1776{
3d19f804 1777 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1778
1779 ucontrol->value.integer.value[0] = chip->dsp_spos_instance->dac_volume_left;
1780 ucontrol->value.integer.value[1] = chip->dsp_spos_instance->dac_volume_right;
1781
1782 return 0;
1783}
1784
3d19f804 1785static int snd_cs46xx_vol_dac_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1786{
3d19f804 1787 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1788 int change = 0;
1789
1790 if (chip->dsp_spos_instance->dac_volume_right != ucontrol->value.integer.value[0] ||
1791 chip->dsp_spos_instance->dac_volume_left != ucontrol->value.integer.value[1]) {
1792 cs46xx_dsp_set_dac_volume(chip,
1793 ucontrol->value.integer.value[0],
1794 ucontrol->value.integer.value[1]);
1795 change = 1;
1796 }
1797
1798 return change;
1799}
1800
1801#if 0
3d19f804 1802static int snd_cs46xx_vol_iec958_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1803{
3d19f804 1804 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1805
1806 ucontrol->value.integer.value[0] = chip->dsp_spos_instance->spdif_input_volume_left;
1807 ucontrol->value.integer.value[1] = chip->dsp_spos_instance->spdif_input_volume_right;
1808 return 0;
1809}
1810
3d19f804 1811static int snd_cs46xx_vol_iec958_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1da177e4 1812{
3d19f804 1813 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1814 int change = 0;
1815
1816 if (chip->dsp_spos_instance->spdif_input_volume_left != ucontrol->value.integer.value[0] ||
1817 chip->dsp_spos_instance->spdif_input_volume_right!= ucontrol->value.integer.value[1]) {
1818 cs46xx_dsp_set_iec958_volume (chip,
1819 ucontrol->value.integer.value[0],
1820 ucontrol->value.integer.value[1]);
1821 change = 1;
1822 }
1823
1824 return change;
1825}
1826#endif
1827
a5ce8890 1828#define snd_mixer_boolean_info snd_ctl_boolean_mono_info
1da177e4 1829
3d19f804
TI		 1830static int snd_cs46xx_iec958_get(struct snd_kcontrol *kcontrol,
1831 struct snd_ctl_elem_value *ucontrol)
1da177e4 1832{
3d19f804 1833 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1834 int reg = kcontrol->private_value;
1835
1836 if (reg == CS46XX_MIXER_SPDIF_OUTPUT_ELEMENT)
1837 ucontrol->value.integer.value[0] = (chip->dsp_spos_instance->spdif_status_out & DSP_SPDIF_STATUS_OUTPUT_ENABLED);
1838 else
1839 ucontrol->value.integer.value[0] = chip->dsp_spos_instance->spdif_status_in;
1840
1841 return 0;
1842}
1843
3d19f804
TI		 1844static int snd_cs46xx_iec958_put(struct snd_kcontrol *kcontrol,
1845 struct snd_ctl_elem_value *ucontrol)
1da177e4 1846{
3d19f804 1847 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1848 int change, res;
1849
1850 switch (kcontrol->private_value) {
1851 case CS46XX_MIXER_SPDIF_OUTPUT_ELEMENT:
62932df8 1852 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 1853 change = (chip->dsp_spos_instance->spdif_status_out & DSP_SPDIF_STATUS_OUTPUT_ENABLED);
1854 if (ucontrol->value.integer.value[0] && !change)
1855 cs46xx_dsp_enable_spdif_out(chip);
1856 else if (change && !ucontrol->value.integer.value[0])
1857 cs46xx_dsp_disable_spdif_out(chip);
1858
1859 res = (change != (chip->dsp_spos_instance->spdif_status_out & DSP_SPDIF_STATUS_OUTPUT_ENABLED));
62932df8 1860 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 1861 break;
1862 case CS46XX_MIXER_SPDIF_INPUT_ELEMENT:
1863 change = chip->dsp_spos_instance->spdif_status_in;
1864 if (ucontrol->value.integer.value[0] && !change) {
1865 cs46xx_dsp_enable_spdif_in(chip);
1866 /* restore volume */
1867 }
1868 else if (change && !ucontrol->value.integer.value[0])
1869 cs46xx_dsp_disable_spdif_in(chip);
1870
1871 res = (change != chip->dsp_spos_instance->spdif_status_in);
1872 break;
1873 default:
1874 res = -EINVAL;
da3cec35 1875 snd_BUG(); /* should never happen ... */
1da177e4
LT		 1876 }
1877
1878 return res;
1879}
1880
3d19f804
TI		 1881static int snd_cs46xx_adc_capture_get(struct snd_kcontrol *kcontrol,
1882 struct snd_ctl_elem_value *ucontrol)
1da177e4 1883{
3d19f804
TI		 1884 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1885 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 1886
1887 if (ins->adc_input != NULL)
1888 ucontrol->value.integer.value[0] = 1;
1889 else
1890 ucontrol->value.integer.value[0] = 0;
1891
1892 return 0;
1893}
1894
3d19f804
TI		 1895static int snd_cs46xx_adc_capture_put(struct snd_kcontrol *kcontrol,
1896 struct snd_ctl_elem_value *ucontrol)
1da177e4 1897{
3d19f804
TI		 1898 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1899 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 1900 int change = 0;
1901
1902 if (ucontrol->value.integer.value[0] && !ins->adc_input) {
1903 cs46xx_dsp_enable_adc_capture(chip);
1904 change = 1;
1905 } else if (!ucontrol->value.integer.value[0] && ins->adc_input) {
1906 cs46xx_dsp_disable_adc_capture(chip);
1907 change = 1;
1908 }
1909 return change;
1910}
1911
3d19f804
TI		 1912static int snd_cs46xx_pcm_capture_get(struct snd_kcontrol *kcontrol,
1913 struct snd_ctl_elem_value *ucontrol)
1da177e4 1914{
3d19f804
TI		 1915 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1916 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 1917
1918 if (ins->pcm_input != NULL)
1919 ucontrol->value.integer.value[0] = 1;
1920 else
1921 ucontrol->value.integer.value[0] = 0;
1922
1923 return 0;
1924}
1925
1926
3d19f804
TI		 1927static int snd_cs46xx_pcm_capture_put(struct snd_kcontrol *kcontrol,
1928 struct snd_ctl_elem_value *ucontrol)
1da177e4 1929{
3d19f804
TI		 1930 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1931 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 1932 int change = 0;
1933
1934 if (ucontrol->value.integer.value[0] && !ins->pcm_input) {
1935 cs46xx_dsp_enable_pcm_capture(chip);
1936 change = 1;
1937 } else if (!ucontrol->value.integer.value[0] && ins->pcm_input) {
1938 cs46xx_dsp_disable_pcm_capture(chip);
1939 change = 1;
1940 }
1941
1942 return change;
1943}
1944
3d19f804
TI		 1945static int snd_herc_spdif_select_get(struct snd_kcontrol *kcontrol,
1946 struct snd_ctl_elem_value *ucontrol)
1da177e4 1947{
3d19f804 1948 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1949
1950 int val1 = snd_cs46xx_peekBA0(chip, BA0_EGPIODR);
1951
1952 if (val1 & EGPIODR_GPOE0)
1953 ucontrol->value.integer.value[0] = 1;
1954 else
1955 ucontrol->value.integer.value[0] = 0;
1956
1957 return 0;
1958}
1959
1960/*
1961 * Game Theatre XP card - EGPIO[0] is used to select SPDIF input optical or coaxial.
1962 */
3d19f804
TI		 1963static int snd_herc_spdif_select_put(struct snd_kcontrol *kcontrol,
1964 struct snd_ctl_elem_value *ucontrol)
1da177e4 1965{
3d19f804 1966 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1967 int val1 = snd_cs46xx_peekBA0(chip, BA0_EGPIODR);
1968 int val2 = snd_cs46xx_peekBA0(chip, BA0_EGPIOPTR);
1969
1970 if (ucontrol->value.integer.value[0]) {
1971 /* optical is default */
1972 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR,
1973 EGPIODR_GPOE0 | val1); /* enable EGPIO0 output */
1974 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR,
1975 EGPIOPTR_GPPT0 | val2); /* open-drain on output */
1976 } else {
1977 /* coaxial */
1978 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR, val1 & ~EGPIODR_GPOE0); /* disable */
1979 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR, val2 & ~EGPIOPTR_GPPT0); /* disable */
1980 }
1981
1982 /* checking diff from the EGPIO direction register
1983 should be enough */
1984 return (val1 != (int)snd_cs46xx_peekBA0(chip, BA0_EGPIODR));
1985}
1986
1987
3d19f804 1988static int snd_cs46xx_spdif_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1989{
1990 uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
1991 uinfo->count = 1;
1992 return 0;
1993}
1994
3d19f804
TI		 1995static int snd_cs46xx_spdif_default_get(struct snd_kcontrol *kcontrol,
1996 struct snd_ctl_elem_value *ucontrol)
1da177e4 1997{
3d19f804
TI		 1998 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1999 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4 2000
62932df8 2001 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 2002 ucontrol->value.iec958.status[0] = _wrap_all_bits((ins->spdif_csuv_default >> 24) & 0xff);
2003 ucontrol->value.iec958.status[1] = _wrap_all_bits((ins->spdif_csuv_default >> 16) & 0xff);
2004 ucontrol->value.iec958.status[2] = 0;
2005 ucontrol->value.iec958.status[3] = _wrap_all_bits((ins->spdif_csuv_default) & 0xff);
62932df8 2006 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 2007
2008 return 0;
2009}
2010
3d19f804
TI		 2011static int snd_cs46xx_spdif_default_put(struct snd_kcontrol *kcontrol,
2012 struct snd_ctl_elem_value *ucontrol)
1da177e4 2013{
3d19f804
TI		 2014 struct snd_cs46xx * chip = snd_kcontrol_chip(kcontrol);
2015 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 2016 unsigned int val;
2017 int change;
2018
62932df8 2019 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 2020 val = ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[0]) << 24) |
2021 ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[2]) << 16) |
2022 ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[3])) |
2023 /* left and right validity bit */
2024 (1 << 13) | (1 << 12);
2025
2026
2027 change = (unsigned int)ins->spdif_csuv_default != val;
2028 ins->spdif_csuv_default = val;
2029
2030 if ( !(ins->spdif_status_out & DSP_SPDIF_STATUS_PLAYBACK_OPEN) )
2031 cs46xx_poke_via_dsp (chip,SP_SPDOUT_CSUV,val);
2032
62932df8 2033 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 2034
2035 return change;
2036}
2037
3d19f804
TI		 2038static int snd_cs46xx_spdif_mask_get(struct snd_kcontrol *kcontrol,
2039 struct snd_ctl_elem_value *ucontrol)
1da177e4
LT		 2040{
2041 ucontrol->value.iec958.status[0] = 0xff;
2042 ucontrol->value.iec958.status[1] = 0xff;
2043 ucontrol->value.iec958.status[2] = 0x00;
2044 ucontrol->value.iec958.status[3] = 0xff;
2045 return 0;
2046}
2047
3d19f804
TI		 2048static int snd_cs46xx_spdif_stream_get(struct snd_kcontrol *kcontrol,
2049 struct snd_ctl_elem_value *ucontrol)
1da177e4 2050{
3d19f804
TI		 2051 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
2052 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4 2053
62932df8 2054 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 2055 ucontrol->value.iec958.status[0] = _wrap_all_bits((ins->spdif_csuv_stream >> 24) & 0xff);
2056 ucontrol->value.iec958.status[1] = _wrap_all_bits((ins->spdif_csuv_stream >> 16) & 0xff);
2057 ucontrol->value.iec958.status[2] = 0;
2058 ucontrol->value.iec958.status[3] = _wrap_all_bits((ins->spdif_csuv_stream) & 0xff);
62932df8 2059 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 2060
2061 return 0;
2062}
2063
3d19f804
TI		 2064static int snd_cs46xx_spdif_stream_put(struct snd_kcontrol *kcontrol,
2065 struct snd_ctl_elem_value *ucontrol)
1da177e4 2066{
3d19f804
TI		 2067 struct snd_cs46xx * chip = snd_kcontrol_chip(kcontrol);
2068 struct dsp_spos_instance * ins = chip->dsp_spos_instance;
1da177e4
LT		 2069 unsigned int val;
2070 int change;
2071
62932df8 2072 mutex_lock(&chip->spos_mutex);
1da177e4
LT		 2073 val = ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[0]) << 24) |
2074 ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[1]) << 16) |
2075 ((unsigned int)_wrap_all_bits(ucontrol->value.iec958.status[3])) |
2076 /* left and right validity bit */
2077 (1 << 13) | (1 << 12);
2078
2079
2080 change = ins->spdif_csuv_stream != val;
2081 ins->spdif_csuv_stream = val;
2082
2083 if ( ins->spdif_status_out & DSP_SPDIF_STATUS_PLAYBACK_OPEN )
2084 cs46xx_poke_via_dsp (chip,SP_SPDOUT_CSUV,val);
2085
62932df8 2086 mutex_unlock(&chip->spos_mutex);
1da177e4
LT		 2087
2088 return change;
2089}
2090
2091#endif /* CONFIG_SND_CS46XX_NEW_DSP */
2092
2093
3d19f804 2094static struct snd_kcontrol_new snd_cs46xx_controls[] __devinitdata = {
1da177e4
LT		 2095{
2096 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2097 .name = "DAC Volume",
2098 .info = snd_cs46xx_vol_info,
2099#ifndef CONFIG_SND_CS46XX_NEW_DSP
2100 .get = snd_cs46xx_vol_get,
2101 .put = snd_cs46xx_vol_put,
2102 .private_value = BA1_PVOL,
2103#else
2104 .get = snd_cs46xx_vol_dac_get,
2105 .put = snd_cs46xx_vol_dac_put,
2106#endif
2107},
2108
2109{
2110 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2111 .name = "ADC Volume",
2112 .info = snd_cs46xx_vol_info,
2113 .get = snd_cs46xx_vol_get,
2114 .put = snd_cs46xx_vol_put,
2115#ifndef CONFIG_SND_CS46XX_NEW_DSP
2116 .private_value = BA1_CVOL,
2117#else
2118 .private_value = (VARIDECIMATE_SCB_ADDR + 0xE) << 2,
2119#endif
2120},
2121#ifdef CONFIG_SND_CS46XX_NEW_DSP
2122{
2123 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2124 .name = "ADC Capture Switch",
2125 .info = snd_mixer_boolean_info,
2126 .get = snd_cs46xx_adc_capture_get,
2127 .put = snd_cs46xx_adc_capture_put
2128},
2129{
2130 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2131 .name = "DAC Capture Switch",
2132 .info = snd_mixer_boolean_info,
2133 .get = snd_cs46xx_pcm_capture_get,
2134 .put = snd_cs46xx_pcm_capture_put
2135},
2136{
2137 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
10e8d78a 2138 .name = SNDRV_CTL_NAME_IEC958("Output ",NONE,SWITCH),
1da177e4
LT		 2139 .info = snd_mixer_boolean_info,
2140 .get = snd_cs46xx_iec958_get,
2141 .put = snd_cs46xx_iec958_put,
2142 .private_value = CS46XX_MIXER_SPDIF_OUTPUT_ELEMENT,
2143},
2144{
2145 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
10e8d78a 2146 .name = SNDRV_CTL_NAME_IEC958("Input ",NONE,SWITCH),
1da177e4
LT		 2147 .info = snd_mixer_boolean_info,
2148 .get = snd_cs46xx_iec958_get,
2149 .put = snd_cs46xx_iec958_put,
2150 .private_value = CS46XX_MIXER_SPDIF_INPUT_ELEMENT,
2151},
2152#if 0
2153/* Input IEC958 volume does not work for the moment. (Benny) */
2154{
2155 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
10e8d78a 2156 .name = SNDRV_CTL_NAME_IEC958("Input ",NONE,VOLUME),
1da177e4
LT		 2157 .info = snd_cs46xx_vol_info,
2158 .get = snd_cs46xx_vol_iec958_get,
2159 .put = snd_cs46xx_vol_iec958_put,
2160 .private_value = (ASYNCRX_SCB_ADDR + 0xE) << 2,
2161},
2162#endif
2163{
2164 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2165 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,DEFAULT),
2166 .info = snd_cs46xx_spdif_info,
2167 .get = snd_cs46xx_spdif_default_get,
2168 .put = snd_cs46xx_spdif_default_put,
2169},
2170{
2171 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2172 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,MASK),
2173 .info = snd_cs46xx_spdif_info,
2174 .get = snd_cs46xx_spdif_mask_get,
2175 .access = SNDRV_CTL_ELEM_ACCESS_READ
2176},
2177{
2178 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2179 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PCM_STREAM),
2180 .info = snd_cs46xx_spdif_info,
2181 .get = snd_cs46xx_spdif_stream_get,
2182 .put = snd_cs46xx_spdif_stream_put
2183},
2184
1da177e4
LT		 2185#endif
2186};
2187
2188#ifdef CONFIG_SND_CS46XX_NEW_DSP
2189/* set primary cs4294 codec into Extended Audio Mode */
3d19f804
TI		 2190static int snd_cs46xx_front_dup_get(struct snd_kcontrol *kcontrol,
2191 struct snd_ctl_elem_value *ucontrol)
1da177e4 2192{
3d19f804 2193 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2194 unsigned short val;
2195 val = snd_ac97_read(chip->ac97[CS46XX_PRIMARY_CODEC_INDEX], AC97_CSR_ACMODE);
2196 ucontrol->value.integer.value[0] = (val & 0x200) ? 0 : 1;
2197 return 0;
2198}
2199
3d19f804
TI		 2200static int snd_cs46xx_front_dup_put(struct snd_kcontrol *kcontrol,
2201 struct snd_ctl_elem_value *ucontrol)
1da177e4 2202{
3d19f804 2203 struct snd_cs46xx *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 2204 return snd_ac97_update_bits(chip->ac97[CS46XX_PRIMARY_CODEC_INDEX],
2205 AC97_CSR_ACMODE, 0x200,
2206 ucontrol->value.integer.value[0] ? 0 : 0x200);
2207}
2208
3d19f804 2209static struct snd_kcontrol_new snd_cs46xx_front_dup_ctl = {
1da177e4
LT		 2210 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2211 .name = "Duplicate Front",
2212 .info = snd_mixer_boolean_info,
2213 .get = snd_cs46xx_front_dup_get,
2214 .put = snd_cs46xx_front_dup_put,
2215};
2216#endif
2217
2218#ifdef CONFIG_SND_CS46XX_NEW_DSP
2219/* Only available on the Hercules Game Theater XP soundcard */
f40b6890 2220static struct snd_kcontrol_new snd_hercules_controls[] = {
1da177e4
LT		 2221{
2222 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2223 .name = "Optical/Coaxial SPDIF Input Switch",
2224 .info = snd_mixer_boolean_info,
2225 .get = snd_herc_spdif_select_get,
2226 .put = snd_herc_spdif_select_put,
2227},
2228};
2229
2230
3d19f804 2231static void snd_cs46xx_codec_reset (struct snd_ac97 * ac97)
1da177e4
LT		 2232{
2233 unsigned long end_time;
2234 int err;
2235
2236 /* reset to defaults */
2237 snd_ac97_write(ac97, AC97_RESET, 0);
2238
2239 /* set the desired CODEC mode */
2240 if (ac97->num == CS46XX_PRIMARY_CODEC_INDEX) {
2241 snd_printdd("cs46xx: CODOEC1 mode %04x\n",0x0);
2242 snd_cs46xx_ac97_write(ac97,AC97_CSR_ACMODE,0x0);
2243 } else if (ac97->num == CS46XX_SECONDARY_CODEC_INDEX) {
2244 snd_printdd("cs46xx: CODOEC2 mode %04x\n",0x3);
2245 snd_cs46xx_ac97_write(ac97,AC97_CSR_ACMODE,0x3);
2246 } else {
da3cec35 2247 snd_BUG(); /* should never happen ... */
1da177e4
LT		 2248 }
2249
2250 udelay(50);
2251
2252 /* it's necessary to wait awhile until registers are accessible after RESET */
2253 /* because the PCM or MASTER volume registers can be modified, */
2254 /* the REC_GAIN register is used for tests */
2255 end_time = jiffies + HZ;
2256 do {
2257 unsigned short ext_mid;
2258
2259 /* use preliminary reads to settle the communication */
2260 snd_ac97_read(ac97, AC97_RESET);
2261 snd_ac97_read(ac97, AC97_VENDOR_ID1);
2262 snd_ac97_read(ac97, AC97_VENDOR_ID2);
2263 /* modem? */
2264 ext_mid = snd_ac97_read(ac97, AC97_EXTENDED_MID);
2265 if (ext_mid != 0xffff && (ext_mid & 1) != 0)
2266 return;
2267
2268 /* test if we can write to the record gain volume register */
2269 snd_ac97_write_cache(ac97, AC97_REC_GAIN, 0x8a05);
2270 if ((err = snd_ac97_read(ac97, AC97_REC_GAIN)) == 0x8a05)
2271 return;
2272
ef21ca24 2273 msleep(10);
1da177e4
LT		 2274 } while (time_after_eq(end_time, jiffies));
2275
99b359ba 2276 snd_printk(KERN_ERR "CS46xx secondary codec doesn't respond!\n");
1da177e4
LT		 2277}
2278#endif
2279
3d19f804 2280static int __devinit cs46xx_detect_codec(struct snd_cs46xx *chip, int codec)
1da177e4
LT		 2281{
2282 int idx, err;
3d19f804 2283 struct snd_ac97_template ac97;
1da177e4
LT		 2284
2285 memset(&ac97, 0, sizeof(ac97));
2286 ac97.private_data = chip;
2287 ac97.private_free = snd_cs46xx_mixer_free_ac97;
2288 ac97.num = codec;
2289 if (chip->amplifier_ctrl == amp_voyetra)
2290 ac97.scaps = AC97_SCAP_INV_EAPD;
2291
2292 if (codec == CS46XX_SECONDARY_CODEC_INDEX) {
2293 snd_cs46xx_codec_write(chip, AC97_RESET, 0, codec);
2294 udelay(10);
2295 if (snd_cs46xx_codec_read(chip, AC97_RESET, codec) & 0x8000) {
2296 snd_printdd("snd_cs46xx: seconadry codec not present\n");
2297 return -ENXIO;
2298 }
2299 }
2300
2301 snd_cs46xx_codec_write(chip, AC97_MASTER, 0x8000, codec);
2302 for (idx = 0; idx < 100; ++idx) {
2303 if (snd_cs46xx_codec_read(chip, AC97_MASTER, codec) == 0x8000) {
2304 err = snd_ac97_mixer(chip->ac97_bus, &ac97, &chip->ac97[codec]);
2305 return err;
2306 }
ef21ca24 2307 msleep(10);
1da177e4
LT		 2308 }
2309 snd_printdd("snd_cs46xx: codec %d detection timeout\n", codec);
2310 return -ENXIO;
2311}
2312
3d19f804 2313int __devinit snd_cs46xx_mixer(struct snd_cs46xx *chip, int spdif_device)
1da177e4 2314{
3d19f804
TI		 2315 struct snd_card *card = chip->card;
2316 struct snd_ctl_elem_id id;
1da177e4
LT		 2317 int err;
2318 unsigned int idx;
3d19f804 2319 static struct snd_ac97_bus_ops ops = {
1da177e4
LT		 2320#ifdef CONFIG_SND_CS46XX_NEW_DSP
2321 .reset = snd_cs46xx_codec_reset,
2322#endif
2323 .write = snd_cs46xx_ac97_write,
2324 .read = snd_cs46xx_ac97_read,
2325 };
2326
2327 /* detect primary codec */
2328 chip->nr_ac97_codecs = 0;
2329 snd_printdd("snd_cs46xx: detecting primary codec\n");
2330 if ((err = snd_ac97_bus(card, 0, &ops, chip, &chip->ac97_bus)) < 0)
2331 return err;
2332 chip->ac97_bus->private_free = snd_cs46xx_mixer_free_ac97_bus;
2333
2334 if (cs46xx_detect_codec(chip, CS46XX_PRIMARY_CODEC_INDEX) < 0)
2335 return -ENXIO;
2336 chip->nr_ac97_codecs = 1;
2337
2338#ifdef CONFIG_SND_CS46XX_NEW_DSP
2339 snd_printdd("snd_cs46xx: detecting seconadry codec\n");
2340 /* try detect a secondary codec */
2341 if (! cs46xx_detect_codec(chip, CS46XX_SECONDARY_CODEC_INDEX))
2342 chip->nr_ac97_codecs = 2;
2343#endif /* CONFIG_SND_CS46XX_NEW_DSP */
2344
2345 /* add cs4630 mixer controls */
2346 for (idx = 0; idx < ARRAY_SIZE(snd_cs46xx_controls); idx++) {
3d19f804 2347 struct snd_kcontrol *kctl;
1da177e4 2348 kctl = snd_ctl_new1(&snd_cs46xx_controls[idx], chip);
67ed4161
CL		 2349 if (kctl && kctl->id.iface == SNDRV_CTL_ELEM_IFACE_PCM)
2350 kctl->id.device = spdif_device;
1da177e4
LT		 2351 if ((err = snd_ctl_add(card, kctl)) < 0)
2352 return err;
2353 }
2354
2355 /* get EAPD mixer switch (for voyetra hack) */
2356 memset(&id, 0, sizeof(id));
2357 id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
2358 strcpy(id.name, "External Amplifier");
2359 chip->eapd_switch = snd_ctl_find_id(chip->card, &id);
2360
2361#ifdef CONFIG_SND_CS46XX_NEW_DSP
2362 if (chip->nr_ac97_codecs == 1) {
2363 unsigned int id2 = chip->ac97[CS46XX_PRIMARY_CODEC_INDEX]->id & 0xffff;
2364 if (id2 == 0x592b || id2 == 0x592d) {
2365 err = snd_ctl_add(card, snd_ctl_new1(&snd_cs46xx_front_dup_ctl, chip));
2366 if (err < 0)
2367 return err;
2368 snd_ac97_write_cache(chip->ac97[CS46XX_PRIMARY_CODEC_INDEX],
2369 AC97_CSR_ACMODE, 0x200);
2370 }
2371 }
2372 /* do soundcard specific mixer setup */
2373 if (chip->mixer_init) {
2374 snd_printdd ("calling chip->mixer_init(chip);\n");
2375 chip->mixer_init(chip);
2376 }
2377#endif
2378
2379 /* turn on amplifier */
2380 chip->amplifier_ctrl(chip, 1);
2381
2382 return 0;
2383}
2384
2385/*
2386 * RawMIDI interface
2387 */
2388
3d19f804 2389static void snd_cs46xx_midi_reset(struct snd_cs46xx *chip)
1da177e4
LT		 2390{
2391 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, MIDCR_MRST);
2392 udelay(100);
2393 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2394}
2395
3d19f804 2396static int snd_cs46xx_midi_input_open(struct snd_rawmidi_substream *substream)
1da177e4 2397{
3d19f804 2398 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2399
2400 chip->active_ctrl(chip, 1);
2401 spin_lock_irq(&chip->reg_lock);
2402 chip->uartm |= CS46XX_MODE_INPUT;
2403 chip->midcr |= MIDCR_RXE;
2404 chip->midi_input = substream;
2405 if (!(chip->uartm & CS46XX_MODE_OUTPUT)) {
2406 snd_cs46xx_midi_reset(chip);
2407 } else {
2408 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2409 }
2410 spin_unlock_irq(&chip->reg_lock);
2411 return 0;
2412}
2413
3d19f804 2414static int snd_cs46xx_midi_input_close(struct snd_rawmidi_substream *substream)
1da177e4 2415{
3d19f804 2416 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2417
2418 spin_lock_irq(&chip->reg_lock);
2419 chip->midcr &= ~(MIDCR_RXE | MIDCR_RIE);
2420 chip->midi_input = NULL;
2421 if (!(chip->uartm & CS46XX_MODE_OUTPUT)) {
2422 snd_cs46xx_midi_reset(chip);
2423 } else {
2424 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2425 }
2426 chip->uartm &= ~CS46XX_MODE_INPUT;
2427 spin_unlock_irq(&chip->reg_lock);
2428 chip->active_ctrl(chip, -1);
2429 return 0;
2430}
2431
3d19f804 2432static int snd_cs46xx_midi_output_open(struct snd_rawmidi_substream *substream)
1da177e4 2433{
3d19f804 2434 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2435
2436 chip->active_ctrl(chip, 1);
2437
2438 spin_lock_irq(&chip->reg_lock);
2439 chip->uartm |= CS46XX_MODE_OUTPUT;
2440 chip->midcr |= MIDCR_TXE;
2441 chip->midi_output = substream;
2442 if (!(chip->uartm & CS46XX_MODE_INPUT)) {
2443 snd_cs46xx_midi_reset(chip);
2444 } else {
2445 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2446 }
2447 spin_unlock_irq(&chip->reg_lock);
2448 return 0;
2449}
2450
3d19f804 2451static int snd_cs46xx_midi_output_close(struct snd_rawmidi_substream *substream)
1da177e4 2452{
3d19f804 2453 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2454
2455 spin_lock_irq(&chip->reg_lock);
2456 chip->midcr &= ~(MIDCR_TXE | MIDCR_TIE);
2457 chip->midi_output = NULL;
2458 if (!(chip->uartm & CS46XX_MODE_INPUT)) {
2459 snd_cs46xx_midi_reset(chip);
2460 } else {
2461 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2462 }
2463 chip->uartm &= ~CS46XX_MODE_OUTPUT;
2464 spin_unlock_irq(&chip->reg_lock);
2465 chip->active_ctrl(chip, -1);
2466 return 0;
2467}
2468
3d19f804 2469static void snd_cs46xx_midi_input_trigger(struct snd_rawmidi_substream *substream, int up)
1da177e4
LT		 2470{
2471 unsigned long flags;
3d19f804 2472 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2473
2474 spin_lock_irqsave(&chip->reg_lock, flags);
2475 if (up) {
2476 if ((chip->midcr & MIDCR_RIE) == 0) {
2477 chip->midcr |= MIDCR_RIE;
2478 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2479 }
2480 } else {
2481 if (chip->midcr & MIDCR_RIE) {
2482 chip->midcr &= ~MIDCR_RIE;
2483 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2484 }
2485 }
2486 spin_unlock_irqrestore(&chip->reg_lock, flags);
2487}
2488
3d19f804 2489static void snd_cs46xx_midi_output_trigger(struct snd_rawmidi_substream *substream, int up)
1da177e4
LT		 2490{
2491 unsigned long flags;
3d19f804 2492 struct snd_cs46xx *chip = substream->rmidi->private_data;
1da177e4
LT		 2493 unsigned char byte;
2494
2495 spin_lock_irqsave(&chip->reg_lock, flags);
2496 if (up) {
2497 if ((chip->midcr & MIDCR_TIE) == 0) {
2498 chip->midcr |= MIDCR_TIE;
2499 /* fill UART FIFO buffer at first, and turn Tx interrupts only if necessary */
2500 while ((chip->midcr & MIDCR_TIE) &&
2501 (snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_TBF) == 0) {
2502 if (snd_rawmidi_transmit(substream, &byte, 1) != 1) {
2503 chip->midcr &= ~MIDCR_TIE;
2504 } else {
2505 snd_cs46xx_pokeBA0(chip, BA0_MIDWP, byte);
2506 }
2507 }
2508 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2509 }
2510 } else {
2511 if (chip->midcr & MIDCR_TIE) {
2512 chip->midcr &= ~MIDCR_TIE;
2513 snd_cs46xx_pokeBA0(chip, BA0_MIDCR, chip->midcr);
2514 }
2515 }
2516 spin_unlock_irqrestore(&chip->reg_lock, flags);
2517}
2518
3d19f804 2519static struct snd_rawmidi_ops snd_cs46xx_midi_output =
1da177e4
LT		 2520{
2521 .open = snd_cs46xx_midi_output_open,
2522 .close = snd_cs46xx_midi_output_close,
2523 .trigger = snd_cs46xx_midi_output_trigger,
2524};
2525
3d19f804 2526static struct snd_rawmidi_ops snd_cs46xx_midi_input =
1da177e4
LT		 2527{
2528 .open = snd_cs46xx_midi_input_open,
2529 .close = snd_cs46xx_midi_input_close,
2530 .trigger = snd_cs46xx_midi_input_trigger,
2531};
2532
3d19f804 2533int __devinit snd_cs46xx_midi(struct snd_cs46xx *chip, int device, struct snd_rawmidi **rrawmidi)
1da177e4 2534{
3d19f804 2535 struct snd_rawmidi *rmidi;
1da177e4
LT		 2536 int err;
2537
2538 if (rrawmidi)
2539 *rrawmidi = NULL;
2540 if ((err = snd_rawmidi_new(chip->card, "CS46XX", device, 1, 1, &rmidi)) < 0)
2541 return err;
2542 strcpy(rmidi->name, "CS46XX");
2543 snd_rawmidi_set_ops(rmidi, SNDRV_RAWMIDI_STREAM_OUTPUT, &snd_cs46xx_midi_output);
2544 snd_rawmidi_set_ops(rmidi, SNDRV_RAWMIDI_STREAM_INPUT, &snd_cs46xx_midi_input);
2545 rmidi->info_flags |= SNDRV_RAWMIDI_INFO_OUTPUT | SNDRV_RAWMIDI_INFO_INPUT | SNDRV_RAWMIDI_INFO_DUPLEX;
2546 rmidi->private_data = chip;
2547 chip->rmidi = rmidi;
2548 if (rrawmidi)
2549 *rrawmidi = NULL;
2550 return 0;
2551}
2552
2553
2554/*
2555 * gameport interface
2556 */
2557
2558#if defined(CONFIG_GAMEPORT) || (defined(MODULE) && defined(CONFIG_GAMEPORT_MODULE))
2559
2560static void snd_cs46xx_gameport_trigger(struct gameport *gameport)
2561{
3d19f804 2562 struct snd_cs46xx *chip = gameport_get_port_data(gameport);
1da177e4 2563
da3cec35
TI		 2564 if (snd_BUG_ON(!chip))
2565 return;
1da177e4
LT		 2566 snd_cs46xx_pokeBA0(chip, BA0_JSPT, 0xFF); //outb(gameport->io, 0xFF);
2567}
2568
2569static unsigned char snd_cs46xx_gameport_read(struct gameport *gameport)
2570{
3d19f804 2571 struct snd_cs46xx *chip = gameport_get_port_data(gameport);
1da177e4 2572
da3cec35
TI		 2573 if (snd_BUG_ON(!chip))
2574 return 0;
1da177e4
LT		 2575 return snd_cs46xx_peekBA0(chip, BA0_JSPT); //inb(gameport->io);
2576}
2577
2578static int snd_cs46xx_gameport_cooked_read(struct gameport *gameport, int *axes, int *buttons)
2579{
3d19f804 2580 struct snd_cs46xx *chip = gameport_get_port_data(gameport);
1da177e4
LT		 2581 unsigned js1, js2, jst;
2582
da3cec35
TI		 2583 if (snd_BUG_ON(!chip))
2584 return 0;
1da177e4
LT		 2585
2586 js1 = snd_cs46xx_peekBA0(chip, BA0_JSC1);
2587 js2 = snd_cs46xx_peekBA0(chip, BA0_JSC2);
2588 jst = snd_cs46xx_peekBA0(chip, BA0_JSPT);
2589
2590 *buttons = (~jst >> 4) & 0x0F;
2591
2592 axes[0] = ((js1 & JSC1_Y1V_MASK) >> JSC1_Y1V_SHIFT) & 0xFFFF;
2593 axes[1] = ((js1 & JSC1_X1V_MASK) >> JSC1_X1V_SHIFT) & 0xFFFF;
2594 axes[2] = ((js2 & JSC2_Y2V_MASK) >> JSC2_Y2V_SHIFT) & 0xFFFF;
2595 axes[3] = ((js2 & JSC2_X2V_MASK) >> JSC2_X2V_SHIFT) & 0xFFFF;
2596
2597 for(jst=0;jst<4;++jst)
2598 if(axes[jst]==0xFFFF) axes[jst] = -1;
2599 return 0;
2600}
2601
2602static int snd_cs46xx_gameport_open(struct gameport *gameport, int mode)
2603{
2604 switch (mode) {
2605 case GAMEPORT_MODE_COOKED:
2606 return 0;
2607 case GAMEPORT_MODE_RAW:
2608 return 0;
2609 default:
2610 return -1;
2611 }
2612 return 0;
2613}
2614
3d19f804 2615int __devinit snd_cs46xx_gameport(struct snd_cs46xx *chip)
1da177e4
LT		 2616{
2617 struct gameport *gp;
2618
2619 chip->gameport = gp = gameport_allocate_port();
2620 if (!gp) {
2621 printk(KERN_ERR "cs46xx: cannot allocate memory for gameport\n");
2622 return -ENOMEM;
2623 }
2624
2625 gameport_set_name(gp, "CS46xx Gameport");
2626 gameport_set_phys(gp, "pci%s/gameport0", pci_name(chip->pci));
2627 gameport_set_dev_parent(gp, &chip->pci->dev);
2628 gameport_set_port_data(gp, chip);
2629
2630 gp->open = snd_cs46xx_gameport_open;
2631 gp->read = snd_cs46xx_gameport_read;
2632 gp->trigger = snd_cs46xx_gameport_trigger;
2633 gp->cooked_read = snd_cs46xx_gameport_cooked_read;
2634
2635 snd_cs46xx_pokeBA0(chip, BA0_JSIO, 0xFF); // ?
2636 snd_cs46xx_pokeBA0(chip, BA0_JSCTL, JSCTL_SP_MEDIUM_SLOW);
2637
2638 gameport_register_port(gp);
2639
2640 return 0;
2641}
2642
3d19f804 2643static inline void snd_cs46xx_remove_gameport(struct snd_cs46xx *chip)
1da177e4
LT		 2644{
2645 if (chip->gameport) {
2646 gameport_unregister_port(chip->gameport);
2647 chip->gameport = NULL;
2648 }
2649}
2650#else
3d19f804
TI		 2651int __devinit snd_cs46xx_gameport(struct snd_cs46xx *chip) { return -ENOSYS; }
2652static inline void snd_cs46xx_remove_gameport(struct snd_cs46xx *chip) { }
1da177e4
LT		 2653#endif /* CONFIG_GAMEPORT */
2654
adf1b3d2 2655#ifdef CONFIG_PROC_FS
1da177e4
LT		 2656/*
2657 * proc interface
2658 */
2659
3d19f804 2660static long snd_cs46xx_io_read(struct snd_info_entry *entry, void *file_private_data,
1da177e4
LT		 2661 struct file *file, char __user *buf,
2662 unsigned long count, unsigned long pos)
2663{
2664 long size;
3d19f804 2665 struct snd_cs46xx_region *region = entry->private_data;
1da177e4
LT		 2666
2667 size = count;
2668 if (pos + (size_t)size > region->size)
2669 size = region->size - pos;
2670 if (size > 0) {
2671 if (copy_to_user_fromio(buf, region->remap_addr + pos, size))
2672 return -EFAULT;
2673 }
2674 return size;
2675}
2676
2677static struct snd_info_entry_ops snd_cs46xx_proc_io_ops = {
2678 .read = snd_cs46xx_io_read,
2679};
2680
3d19f804 2681static int __devinit snd_cs46xx_proc_init(struct snd_card *card, struct snd_cs46xx *chip)
1da177e4 2682{
3d19f804 2683 struct snd_info_entry *entry;
1da177e4
LT		 2684 int idx;
2685
2686 for (idx = 0; idx < 5; idx++) {
3d19f804 2687 struct snd_cs46xx_region *region = &chip->region.idx[idx];
1da177e4
LT		 2688 if (! snd_card_proc_new(card, region->name, &entry)) {
2689 entry->content = SNDRV_INFO_CONTENT_DATA;
2690 entry->private_data = chip;
2691 entry->c.ops = &snd_cs46xx_proc_io_ops;
2692 entry->size = region->size;
2693 entry->mode = S_IFREG | S_IRUSR;
2694 }
2695 }
2696#ifdef CONFIG_SND_CS46XX_NEW_DSP
2697 cs46xx_dsp_proc_init(card, chip);
2698#endif
2699 return 0;
2700}
2701
3d19f804 2702static int snd_cs46xx_proc_done(struct snd_cs46xx *chip)
1da177e4
LT		 2703{
2704#ifdef CONFIG_SND_CS46XX_NEW_DSP
2705 cs46xx_dsp_proc_done(chip);
2706#endif
2707 return 0;
2708}
adf1b3d2
TI		 2709#else /* !CONFIG_PROC_FS */
2710#define snd_cs46xx_proc_init(card, chip)
2711#define snd_cs46xx_proc_done(chip)
2712#endif
1da177e4
LT		 2713
2714/*
2715 * stop the h/w
2716 */
3d19f804 2717static void snd_cs46xx_hw_stop(struct snd_cs46xx *chip)
1da177e4
LT		 2718{
2719 unsigned int tmp;
2720
2721 tmp = snd_cs46xx_peek(chip, BA1_PFIE);
2722 tmp &= ~0x0000f03f;
2723 tmp |= 0x00000010;
2724 snd_cs46xx_poke(chip, BA1_PFIE, tmp); /* playback interrupt disable */
2725
2726 tmp = snd_cs46xx_peek(chip, BA1_CIE);
2727 tmp &= ~0x0000003f;
2728 tmp |= 0x00000011;
2729 snd_cs46xx_poke(chip, BA1_CIE, tmp); /* capture interrupt disable */
2730
2731 /*
2732 * Stop playback DMA.
2733 */
2734 tmp = snd_cs46xx_peek(chip, BA1_PCTL);
2735 snd_cs46xx_poke(chip, BA1_PCTL, tmp & 0x0000ffff);
2736
2737 /*
2738 * Stop capture DMA.
2739 */
2740 tmp = snd_cs46xx_peek(chip, BA1_CCTL);
2741 snd_cs46xx_poke(chip, BA1_CCTL, tmp & 0xffff0000);
2742
2743 /*
2744 * Reset the processor.
2745 */
2746 snd_cs46xx_reset(chip);
2747
2748 snd_cs46xx_proc_stop(chip);
2749
2750 /*
2751 * Power down the PLL.
2752 */
2753 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, 0);
2754
2755 /*
2756 * Turn off the Processor by turning off the software clock enable flag in
2757 * the clock control register.
2758 */
2759 tmp = snd_cs46xx_peekBA0(chip, BA0_CLKCR1) & ~CLKCR1_SWCE;
2760 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp);
2761}
2762
2763
3d19f804 2764static int snd_cs46xx_free(struct snd_cs46xx *chip)
1da177e4
LT		 2765{
2766 int idx;
2767
da3cec35
TI		 2768 if (snd_BUG_ON(!chip))
2769 return -EINVAL;
1da177e4
LT		 2770
2771 if (chip->active_ctrl)
2772 chip->active_ctrl(chip, 1);
2773
2774 snd_cs46xx_remove_gameport(chip);
2775
2776 if (chip->amplifier_ctrl)
2777 chip->amplifier_ctrl(chip, -chip->amplifier); /* force to off */
2778
2779 snd_cs46xx_proc_done(chip);
2780
2781 if (chip->region.idx[0].resource)
2782 snd_cs46xx_hw_stop(chip);
2783
0a50d2b2
TI		 2784 if (chip->irq >= 0)
2785 free_irq(chip->irq, chip);
2786
ebf029da
TI		 2787 if (chip->active_ctrl)
2788 chip->active_ctrl(chip, -chip->amplifier);
2789
1da177e4 2790 for (idx = 0; idx < 5; idx++) {
3d19f804 2791 struct snd_cs46xx_region *region = &chip->region.idx[idx];
1da177e4
LT		 2792 if (region->remap_addr)
2793 iounmap(region->remap_addr);
b1d5776d 2794 release_and_free_resource(region->resource);
1da177e4 2795 }
1da177e4 2796
1da177e4
LT		 2797#ifdef CONFIG_SND_CS46XX_NEW_DSP
2798 if (chip->dsp_spos_instance) {
2799 cs46xx_dsp_spos_destroy(chip);
2800 chip->dsp_spos_instance = NULL;
2801 }
2802#endif
2803
89f157d9
TI		 2804#ifdef CONFIG_PM
2805 kfree(chip->saved_regs);
2806#endif
2807
1da177e4
LT		 2808 pci_disable_device(chip->pci);
2809 kfree(chip);
2810 return 0;
2811}
2812
3d19f804 2813static int snd_cs46xx_dev_free(struct snd_device *device)
1da177e4 2814{
3d19f804 2815 struct snd_cs46xx *chip = device->device_data;
1da177e4
LT		 2816 return snd_cs46xx_free(chip);
2817}
2818
2819/*
2820 * initialize chip
2821 */
3d19f804 2822static int snd_cs46xx_chip_init(struct snd_cs46xx *chip)
1da177e4
LT		 2823{
2824 int timeout;
2825
2826 /*
2827 * First, blast the clock control register to zero so that the PLL starts
2828 * out in a known state, and blast the master serial port control register
2829 * to zero so that the serial ports also start out in a known state.
2830 */
2831 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, 0);
2832 snd_cs46xx_pokeBA0(chip, BA0_SERMC1, 0);
2833
2834 /*
2835 * If we are in AC97 mode, then we must set the part to a host controlled
2836 * AC-link. Otherwise, we won't be able to bring up the link.
2837 */
2838#ifdef CONFIG_SND_CS46XX_NEW_DSP
2839 snd_cs46xx_pokeBA0(chip, BA0_SERACC, SERACC_HSP | SERACC_CHIP_TYPE_2_0 |
2840 SERACC_TWO_CODECS); /* 2.00 dual codecs */
2841 /* snd_cs46xx_pokeBA0(chip, BA0_SERACC, SERACC_HSP | SERACC_CHIP_TYPE_2_0); */ /* 2.00 codec */
2842#else
2843 snd_cs46xx_pokeBA0(chip, BA0_SERACC, SERACC_HSP | SERACC_CHIP_TYPE_1_03); /* 1.03 codec */
2844#endif
2845
2846 /*
2847 * Drive the ARST# pin low for a minimum of 1uS (as defined in the AC97
2848 * spec) and then drive it high. This is done for non AC97 modes since
2849 * there might be logic external to the CS461x that uses the ARST# line
2850 * for a reset.
2851 */
2852 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, 0);
2853#ifdef CONFIG_SND_CS46XX_NEW_DSP
2854 snd_cs46xx_pokeBA0(chip, BA0_ACCTL2, 0);
2855#endif
2856 udelay(50);
2857 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_RSTN);
2858#ifdef CONFIG_SND_CS46XX_NEW_DSP
2859 snd_cs46xx_pokeBA0(chip, BA0_ACCTL2, ACCTL_RSTN);
2860#endif
2861
2862 /*
2863 * The first thing we do here is to enable sync generation. As soon
2864 * as we start receiving bit clock, we'll start producing the SYNC
2865 * signal.
2866 */
2867 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_ESYN | ACCTL_RSTN);
2868#ifdef CONFIG_SND_CS46XX_NEW_DSP
2869 snd_cs46xx_pokeBA0(chip, BA0_ACCTL2, ACCTL_ESYN | ACCTL_RSTN);
2870#endif
2871
2872 /*
2873 * Now wait for a short while to allow the AC97 part to start
2874 * generating bit clock (so we don't try to start the PLL without an
2875 * input clock).
2876 */
2877 mdelay(10);
2878
2879 /*
2880 * Set the serial port timing configuration, so that
2881 * the clock control circuit gets its clock from the correct place.
2882 */
2883 snd_cs46xx_pokeBA0(chip, BA0_SERMC1, SERMC1_PTC_AC97);
2884
2885 /*
2886 * Write the selected clock control setup to the hardware. Do not turn on
2887 * SWCE yet (if requested), so that the devices clocked by the output of
2888 * PLL are not clocked until the PLL is stable.
2889 */
2890 snd_cs46xx_pokeBA0(chip, BA0_PLLCC, PLLCC_LPF_1050_2780_KHZ | PLLCC_CDR_73_104_MHZ);
2891 snd_cs46xx_pokeBA0(chip, BA0_PLLM, 0x3a);
2892 snd_cs46xx_pokeBA0(chip, BA0_CLKCR2, CLKCR2_PDIVS_8);
2893
2894 /*
2895 * Power up the PLL.
2896 */
2897 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, CLKCR1_PLLP);
2898
2899 /*
2900 * Wait until the PLL has stabilized.
2901 */
ef21ca24 2902 msleep(100);
1da177e4
LT		 2903
2904 /*
2905 * Turn on clocking of the core so that we can setup the serial ports.
2906 */
2907 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, CLKCR1_PLLP | CLKCR1_SWCE);
2908
2909 /*
2910 * Enable FIFO Host Bypass
2911 */
2912 snd_cs46xx_pokeBA0(chip, BA0_SERBCF, SERBCF_HBP);
2913
2914 /*
2915 * Fill the serial port FIFOs with silence.
2916 */
2917 snd_cs46xx_clear_serial_FIFOs(chip);
2918
2919 /*
2920 * Set the serial port FIFO pointer to the first sample in the FIFO.
2921 */
2922 /* snd_cs46xx_pokeBA0(chip, BA0_SERBSP, 0); */
2923
2924 /*
2925 * Write the serial port configuration to the part. The master
2926 * enable bit is not set until all other values have been written.
2927 */
2928 snd_cs46xx_pokeBA0(chip, BA0_SERC1, SERC1_SO1F_AC97 | SERC1_SO1EN);
2929 snd_cs46xx_pokeBA0(chip, BA0_SERC2, SERC2_SI1F_AC97 | SERC1_SO1EN);
2930 snd_cs46xx_pokeBA0(chip, BA0_SERMC1, SERMC1_PTC_AC97 | SERMC1_MSPE);
2931
2932
2933#ifdef CONFIG_SND_CS46XX_NEW_DSP
2934 snd_cs46xx_pokeBA0(chip, BA0_SERC7, SERC7_ASDI2EN);
2935 snd_cs46xx_pokeBA0(chip, BA0_SERC3, 0);
2936 snd_cs46xx_pokeBA0(chip, BA0_SERC4, 0);
2937 snd_cs46xx_pokeBA0(chip, BA0_SERC5, 0);
2938 snd_cs46xx_pokeBA0(chip, BA0_SERC6, 1);
2939#endif
2940
2941 mdelay(5);
2942
2943
2944 /*
2945 * Wait for the codec ready signal from the AC97 codec.
2946 */
2947 timeout = 150;
2948 while (timeout-- > 0) {
2949 /*
2950 * Read the AC97 status register to see if we've seen a CODEC READY
2951 * signal from the AC97 codec.
2952 */
2953 if (snd_cs46xx_peekBA0(chip, BA0_ACSTS) & ACSTS_CRDY)
2954 goto ok1;
ef21ca24 2955 msleep(10);
1da177e4
LT		 2956 }
2957
2958
99b359ba
TI		 2959 snd_printk(KERN_ERR "create - never read codec ready from AC'97\n");
2960 snd_printk(KERN_ERR "it is not probably bug, try to use CS4236 driver\n");
1da177e4
LT		 2961 return -EIO;
2962 ok1:
2963#ifdef CONFIG_SND_CS46XX_NEW_DSP
2964 {
2965 int count;
2966 for (count = 0; count < 150; count++) {
2967 /* First, we want to wait for a short time. */
2968 udelay(25);
2969
2970 if (snd_cs46xx_peekBA0(chip, BA0_ACSTS2) & ACSTS_CRDY)
2971 break;
2972 }
2973
2974 /*
2975 * Make sure CODEC is READY.
2976 */
2977 if (!(snd_cs46xx_peekBA0(chip, BA0_ACSTS2) & ACSTS_CRDY))
2978 snd_printdd("cs46xx: never read card ready from secondary AC'97\n");
2979 }
2980#endif
2981
2982 /*
2983 * Assert the vaid frame signal so that we can start sending commands
2984 * to the AC97 codec.
2985 */
2986 snd_cs46xx_pokeBA0(chip, BA0_ACCTL, ACCTL_VFRM | ACCTL_ESYN | ACCTL_RSTN);
2987#ifdef CONFIG_SND_CS46XX_NEW_DSP
2988 snd_cs46xx_pokeBA0(chip, BA0_ACCTL2, ACCTL_VFRM | ACCTL_ESYN | ACCTL_RSTN);
2989#endif
2990
2991
2992 /*
2993 * Wait until we've sampled input slots 3 and 4 as valid, meaning that
2994 * the codec is pumping ADC data across the AC-link.
2995 */
2996 timeout = 150;
2997 while (timeout-- > 0) {
2998 /*
2999 * Read the input slot valid register and see if input slots 3 and
3000 * 4 are valid yet.
3001 */
3002 if ((snd_cs46xx_peekBA0(chip, BA0_ACISV) & (ACISV_ISV3 | ACISV_ISV4)) == (ACISV_ISV3 | ACISV_ISV4))
3003 goto ok2;
ef21ca24 3004 msleep(10);
1da177e4
LT		 3005 }
3006
3007#ifndef CONFIG_SND_CS46XX_NEW_DSP
99b359ba 3008 snd_printk(KERN_ERR "create - never read ISV3 & ISV4 from AC'97\n");
1da177e4
LT		 3009 return -EIO;
3010#else
3011 /* This may happen on a cold boot with a Terratec SiXPack 5.1.
3012 Reloading the driver may help, if there's other soundcards
3013 with the same problem I would like to know. (Benny) */
3014
99b359ba
TI		 3015 snd_printk(KERN_ERR "ERROR: snd-cs46xx: never read ISV3 & ISV4 from AC'97\n");
3016 snd_printk(KERN_ERR " Try reloading the ALSA driver, if you find something\n");
3017 snd_printk(KERN_ERR " broken or not working on your soundcard upon\n");
4505179c 3018 snd_printk(KERN_ERR " this message please report to alsa-devel@alsa-project.org\n");
1da177e4
LT		 3019
3020 return -EIO;
3021#endif
3022 ok2:
3023
3024 /*
3025 * Now, assert valid frame and the slot 3 and 4 valid bits. This will
3026 * commense the transfer of digital audio data to the AC97 codec.
3027 */
3028
3029 snd_cs46xx_pokeBA0(chip, BA0_ACOSV, ACOSV_SLV3 | ACOSV_SLV4);
3030
3031
3032 /*
3033 * Power down the DAC and ADC. We will power them up (if) when we need
3034 * them.
3035 */
3036 /* snd_cs46xx_pokeBA0(chip, BA0_AC97_POWERDOWN, 0x300); */
3037
3038 /*
3039 * Turn off the Processor by turning off the software clock enable flag in
3040 * the clock control register.
3041 */
3042 /* tmp = snd_cs46xx_peekBA0(chip, BA0_CLKCR1) & ~CLKCR1_SWCE; */
3043 /* snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp); */
3044
3045 return 0;
3046}
3047
3048/*
3049 * start and load DSP
3050 */
89f157d9
TI		 3051
3052static void cs46xx_enable_stream_irqs(struct snd_cs46xx *chip)
3053{
3054 unsigned int tmp;
3055
3056 snd_cs46xx_pokeBA0(chip, BA0_HICR, HICR_IEV | HICR_CHGM);
3057
3058 tmp = snd_cs46xx_peek(chip, BA1_PFIE);
3059 tmp &= ~0x0000f03f;
3060 snd_cs46xx_poke(chip, BA1_PFIE, tmp); /* playback interrupt enable */
3061
3062 tmp = snd_cs46xx_peek(chip, BA1_CIE);
3063 tmp &= ~0x0000003f;
3064 tmp |= 0x00000001;
3065 snd_cs46xx_poke(chip, BA1_CIE, tmp); /* capture interrupt enable */
3066}
3067
3d19f804 3068int __devinit snd_cs46xx_start_dsp(struct snd_cs46xx *chip)
1da177e4
LT		 3069{
3070 unsigned int tmp;
3071 /*
3072 * Reset the processor.
3073 */
3074 snd_cs46xx_reset(chip);
3075 /*
3076 * Download the image to the processor.
3077 */
3078#ifdef CONFIG_SND_CS46XX_NEW_DSP
3079#if 0
3080 if (cs46xx_dsp_load_module(chip, &cwcemb80_module) < 0) {
3081 snd_printk(KERN_ERR "image download error\n");
3082 return -EIO;
3083 }
3084#endif
3085
3086 if (cs46xx_dsp_load_module(chip, &cwc4630_module) < 0) {
3087 snd_printk(KERN_ERR "image download error [cwc4630]\n");
3088 return -EIO;
3089 }
3090
3091 if (cs46xx_dsp_load_module(chip, &cwcasync_module) < 0) {
3092 snd_printk(KERN_ERR "image download error [cwcasync]\n");
3093 return -EIO;
3094 }
3095
3096 if (cs46xx_dsp_load_module(chip, &cwcsnoop_module) < 0) {
3097 snd_printk(KERN_ERR "image download error [cwcsnoop]\n");
3098 return -EIO;
3099 }
3100
3101 if (cs46xx_dsp_load_module(chip, &cwcbinhack_module) < 0) {
3102 snd_printk(KERN_ERR "image download error [cwcbinhack]\n");
3103 return -EIO;
3104 }
3105
3106 if (cs46xx_dsp_load_module(chip, &cwcdma_module) < 0) {
3107 snd_printk(KERN_ERR "image download error [cwcdma]\n");
3108 return -EIO;
3109 }
3110
3111 if (cs46xx_dsp_scb_and_task_init(chip) < 0)
3112 return -EIO;
3113#else
3114 /* old image */
3115 if (snd_cs46xx_download_image(chip) < 0) {
99b359ba 3116 snd_printk(KERN_ERR "image download error\n");
1da177e4
LT		 3117 return -EIO;
3118 }
3119
3120 /*
3121 * Stop playback DMA.
3122 */
3123 tmp = snd_cs46xx_peek(chip, BA1_PCTL);
3124 chip->play_ctl = tmp & 0xffff0000;
3125 snd_cs46xx_poke(chip, BA1_PCTL, tmp & 0x0000ffff);
3126#endif
3127
3128 /*
3129 * Stop capture DMA.
3130 */
3131 tmp = snd_cs46xx_peek(chip, BA1_CCTL);
3132 chip->capt.ctl = tmp & 0x0000ffff;
3133 snd_cs46xx_poke(chip, BA1_CCTL, tmp & 0xffff0000);
3134
3135 mdelay(5);
3136
3137 snd_cs46xx_set_play_sample_rate(chip, 8000);
3138 snd_cs46xx_set_capture_sample_rate(chip, 8000);
3139
3140 snd_cs46xx_proc_start(chip);
3141
89f157d9 3142 cs46xx_enable_stream_irqs(chip);
1da177e4
LT		 3143
3144#ifndef CONFIG_SND_CS46XX_NEW_DSP
3145 /* set the attenuation to 0dB */
3146 snd_cs46xx_poke(chip, BA1_PVOL, 0x80008000);
3147 snd_cs46xx_poke(chip, BA1_CVOL, 0x80008000);
3148#endif
3149
3150 return 0;
3151}
3152
3153
3154/*
3155 * AMP control - null AMP
3156 */
3157
3d19f804 3158static void amp_none(struct snd_cs46xx *chip, int change)
1da177e4
LT		 3159{
3160}
3161
3162#ifdef CONFIG_SND_CS46XX_NEW_DSP
3d19f804 3163static int voyetra_setup_eapd_slot(struct snd_cs46xx *chip)
1da177e4
LT		 3164{
3165
3166 u32 idx, valid_slots,tmp,powerdown = 0;
3167 u16 modem_power,pin_config,logic_type;
3168
3169 snd_printdd ("cs46xx: cs46xx_setup_eapd_slot()+\n");
3170
3171 /*
3172 * See if the devices are powered down. If so, we must power them up first
3173 * or they will not respond.
3174 */
3175 tmp = snd_cs46xx_peekBA0(chip, BA0_CLKCR1);
3176
3177 if (!(tmp & CLKCR1_SWCE)) {
3178 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp | CLKCR1_SWCE);
3179 powerdown = 1;
3180 }
3181
3182 /*
3183 * Clear PRA. The Bonzo chip will be used for GPIO not for modem
3184 * stuff.
3185 */
3186 if(chip->nr_ac97_codecs != 2) {
3187 snd_printk (KERN_ERR "cs46xx: cs46xx_setup_eapd_slot() - no secondary codec configured\n");
3188 return -EINVAL;
3189 }
3190
3191 modem_power = snd_cs46xx_codec_read (chip,
3192 AC97_EXTENDED_MSTATUS,
3193 CS46XX_SECONDARY_CODEC_INDEX);
3194 modem_power &=0xFEFF;
3195
3196 snd_cs46xx_codec_write(chip,
3197 AC97_EXTENDED_MSTATUS, modem_power,
3198 CS46XX_SECONDARY_CODEC_INDEX);
3199
3200 /*
3201 * Set GPIO pin's 7 and 8 so that they are configured for output.
3202 */
3203 pin_config = snd_cs46xx_codec_read (chip,
3204 AC97_GPIO_CFG,
3205 CS46XX_SECONDARY_CODEC_INDEX);
3206 pin_config &=0x27F;
3207
3208 snd_cs46xx_codec_write(chip,
3209 AC97_GPIO_CFG, pin_config,
3210 CS46XX_SECONDARY_CODEC_INDEX);
3211
3212 /*
3213 * Set GPIO pin's 7 and 8 so that they are compatible with CMOS logic.
3214 */
3215
3216 logic_type = snd_cs46xx_codec_read(chip, AC97_GPIO_POLARITY,
3217 CS46XX_SECONDARY_CODEC_INDEX);
3218 logic_type &=0x27F;
3219
3220 snd_cs46xx_codec_write (chip, AC97_GPIO_POLARITY, logic_type,
3221 CS46XX_SECONDARY_CODEC_INDEX);
3222
3223 valid_slots = snd_cs46xx_peekBA0(chip, BA0_ACOSV);
3224 valid_slots |= 0x200;
3225 snd_cs46xx_pokeBA0(chip, BA0_ACOSV, valid_slots);
3226
3227 if ( cs46xx_wait_for_fifo(chip,1) ) {
3228 snd_printdd("FIFO is busy\n");
3229
3230 return -EINVAL;
3231 }
3232
3233 /*
3234 * Fill slots 12 with the correct value for the GPIO pins.
3235 */
3236 for(idx = 0x90; idx <= 0x9F; idx++) {
3237 /*
3238 * Initialize the fifo so that bits 7 and 8 are on.
3239 *
3240 * Remember that the GPIO pins in bonzo are shifted by 4 bits to
3241 * the left. 0x1800 corresponds to bits 7 and 8.
3242 */
3243 snd_cs46xx_pokeBA0(chip, BA0_SERBWP, 0x1800);
3244
3245 /*
3246 * Wait for command to complete
3247 */
3248 if ( cs46xx_wait_for_fifo(chip,200) ) {
3249 snd_printdd("failed waiting for FIFO at addr (%02X)\n",idx);
3250
3251 return -EINVAL;
3252 }
3253
3254 /*
3255 * Write the serial port FIFO index.
3256 */
3257 snd_cs46xx_pokeBA0(chip, BA0_SERBAD, idx);
3258
3259 /*
3260 * Tell the serial port to load the new value into the FIFO location.
3261 */
3262 snd_cs46xx_pokeBA0(chip, BA0_SERBCM, SERBCM_WRC);
3263 }
3264
3265 /* wait for last command to complete */
3266 cs46xx_wait_for_fifo(chip,200);
3267
3268 /*
3269 * Now, if we powered up the devices, then power them back down again.
3270 * This is kinda ugly, but should never happen.
3271 */
3272 if (powerdown)
3273 snd_cs46xx_pokeBA0(chip, BA0_CLKCR1, tmp);
3274
3275 return 0;
3276}
3277#endif
3278
3279/*
3280 * Crystal EAPD mode
3281 */
3282
3d19f804 3283static void amp_voyetra(struct snd_cs46xx *chip, int change)
1da177e4
LT		 3284{
3285 /* Manage the EAPD bit on the Crystal 4297
3286 and the Analog AD1885 */
3287
3288#ifdef CONFIG_SND_CS46XX_NEW_DSP
3289 int old = chip->amplifier;
3290#endif
3291 int oval, val;
3292
3293 chip->amplifier += change;
3294 oval = snd_cs46xx_codec_read(chip, AC97_POWERDOWN,
3295 CS46XX_PRIMARY_CODEC_INDEX);
3296 val = oval;
3297 if (chip->amplifier) {
3298 /* Turn the EAPD amp on */
3299 val |= 0x8000;
3300 } else {
3301 /* Turn the EAPD amp off */
3302 val &= ~0x8000;
3303 }
3304 if (val != oval) {
3305 snd_cs46xx_codec_write(chip, AC97_POWERDOWN, val,
3306 CS46XX_PRIMARY_CODEC_INDEX);
3307 if (chip->eapd_switch)
3308 snd_ctl_notify(chip->card, SNDRV_CTL_EVENT_MASK_VALUE,
3309 &chip->eapd_switch->id);
3310 }
3311
3312#ifdef CONFIG_SND_CS46XX_NEW_DSP
3313 if (chip->amplifier && !old) {
3314 voyetra_setup_eapd_slot(chip);
3315 }
3316#endif
3317}
3318
3d19f804 3319static void hercules_init(struct snd_cs46xx *chip)
1da177e4
LT		 3320{
3321 /* default: AMP off, and SPDIF input optical */
3322 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR, EGPIODR_GPOE0);
3323 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR, EGPIODR_GPOE0);
3324}
3325
3326
3327/*
3328 * Game Theatre XP card - EGPIO[2] is used to enable the external amp.
3329 */
3d19f804 3330static void amp_hercules(struct snd_cs46xx *chip, int change)
1da177e4
LT		 3331{
3332 int old = chip->amplifier;
3333 int val1 = snd_cs46xx_peekBA0(chip, BA0_EGPIODR);
3334 int val2 = snd_cs46xx_peekBA0(chip, BA0_EGPIOPTR);
3335
3336 chip->amplifier += change;
3337 if (chip->amplifier && !old) {
3338 snd_printdd ("Hercules amplifier ON\n");
3339
3340 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR,
3341 EGPIODR_GPOE2 | val1); /* enable EGPIO2 output */
3342 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR,
3343 EGPIOPTR_GPPT2 | val2); /* open-drain on output */
3344 } else if (old && !chip->amplifier) {
3345 snd_printdd ("Hercules amplifier OFF\n");
3346 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR, val1 & ~EGPIODR_GPOE2); /* disable */
3347 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR, val2 & ~EGPIOPTR_GPPT2); /* disable */
3348 }
3349}
3350
3d19f804 3351static void voyetra_mixer_init (struct snd_cs46xx *chip)
1da177e4
LT		 3352{
3353 snd_printdd ("initializing Voyetra mixer\n");
3354
3355 /* Enable SPDIF out */
3356 snd_cs46xx_pokeBA0(chip, BA0_EGPIODR, EGPIODR_GPOE0);
3357 snd_cs46xx_pokeBA0(chip, BA0_EGPIOPTR, EGPIODR_GPOE0);
3358}
3359
3d19f804 3360static void hercules_mixer_init (struct snd_cs46xx *chip)
1da177e4
LT		 3361{
3362#ifdef CONFIG_SND_CS46XX_NEW_DSP
3363 unsigned int idx;
3364 int err;
3d19f804 3365 struct snd_card *card = chip->card;
1da177e4
LT		 3366#endif
3367
3368 /* set EGPIO to default */
3369 hercules_init(chip);
3370
3371 snd_printdd ("initializing Hercules mixer\n");
3372
3373#ifdef CONFIG_SND_CS46XX_NEW_DSP
f40b6890
TI		 3374 if (chip->in_suspend)
3375 return;
3376
1da177e4 3377 for (idx = 0 ; idx < ARRAY_SIZE(snd_hercules_controls); idx++) {
3d19f804 3378 struct snd_kcontrol *kctl;
1da177e4
LT		 3379
3380 kctl = snd_ctl_new1(&snd_hercules_controls[idx], chip);
3381 if ((err = snd_ctl_add(card, kctl)) < 0) {
3382 printk (KERN_ERR "cs46xx: failed to initialize Hercules mixer (%d)\n",err);
3383 break;
3384 }
3385 }
3386#endif
3387}
3388
3389
3390#if 0
3391/*
3392 * Untested
3393 */
3394
3d19f804 3395static void amp_voyetra_4294(struct snd_cs46xx *chip, int change)
1da177e4
LT		 3396{
3397 chip->amplifier += change;
3398
3399 if (chip->amplifier) {
3400 /* Switch the GPIO pins 7 and 8 to open drain */
3401 snd_cs46xx_codec_write(chip, 0x4C,
3402 snd_cs46xx_codec_read(chip, 0x4C) & 0xFE7F);
3403 snd_cs46xx_codec_write(chip, 0x4E,
3404 snd_cs46xx_codec_read(chip, 0x4E) | 0x0180);
3405 /* Now wake the AMP (this might be backwards) */
3406 snd_cs46xx_codec_write(chip, 0x54,
3407 snd_cs46xx_codec_read(chip, 0x54) & ~0x0180);
3408 } else {
3409 snd_cs46xx_codec_write(chip, 0x54,
3410 snd_cs46xx_codec_read(chip, 0x54) | 0x0180);
3411 }
3412}
3413#endif
3414
3415
1da177e4
LT		 3416/*
3417 * Handle the CLKRUN on a thinkpad. We must disable CLKRUN support
3418 * whenever we need to beat on the chip.
3419 *
3420 * The original idea and code for this hack comes from David Kaiser at
3421 * Linuxcare. Perhaps one day Crystal will document their chips well
3422 * enough to make them useful.
3423 */
3424
3d19f804 3425static void clkrun_hack(struct snd_cs46xx *chip, int change)
1da177e4
LT		 3426{
3427 u16 control, nval;
3428
0dd119f7 3429 if (!chip->acpi_port)
1da177e4
LT		 3430 return;
3431
3432 chip->amplifier += change;
3433
3434 /* Read ACPI port */
3435 nval = control = inw(chip->acpi_port + 0x10);
3436
3437 /* Flip CLKRUN off while running */
3438 if (! chip->amplifier)
3439 nval |= 0x2000;
3440 else
3441 nval &= ~0x2000;
3442 if (nval != control)
3443 outw(nval, chip->acpi_port + 0x10);
3444}
3445
3446
3447/*
3448 * detect intel piix4
3449 */
3d19f804 3450static void clkrun_init(struct snd_cs46xx *chip)
1da177e4 3451{
0dd119f7 3452 struct pci_dev *pdev;
1da177e4
LT		 3453 u8 pp;
3454
0dd119f7
JS		 3455 chip->acpi_port = 0;
3456
3457 pdev = pci_get_device(PCI_VENDOR_ID_INTEL,
3458 PCI_DEVICE_ID_INTEL_82371AB_3, NULL);
3459 if (pdev == NULL)
1da177e4
LT		 3460 return; /* Not a thinkpad thats for sure */
3461
3462 /* Find the control port */
0dd119f7 3463 pci_read_config_byte(pdev, 0x41, &pp);
1da177e4 3464 chip->acpi_port = pp << 8;
0dd119f7 3465 pci_dev_put(pdev);
1da177e4
LT		 3466}
3467
3468
3469/*
3470 * Card subid table
3471 */
3472
3473struct cs_card_type
3474{
3475 u16 vendor;
3476 u16 id;
3477 char *name;
3d19f804
TI		 3478 void (*init)(struct snd_cs46xx *);
3479 void (*amp)(struct snd_cs46xx *, int);
3480 void (*active)(struct snd_cs46xx *, int);
3481 void (*mixer_init)(struct snd_cs46xx *);
1da177e4
LT		 3482};
3483
3484static struct cs_card_type __devinitdata cards[] = {
3485 {
3486 .vendor = 0x1489,
3487 .id = 0x7001,
3488 .name = "Genius Soundmaker 128 value",
3489 /* nothing special */
3490 },
3491 {
3492 .vendor = 0x5053,
3493 .id = 0x3357,
3494 .name = "Voyetra",
3495 .amp = amp_voyetra,
3496 .mixer_init = voyetra_mixer_init,
3497 },
3498 {
3499 .vendor = 0x1071,
3500 .id = 0x6003,
3501 .name = "Mitac MI6020/21",
3502 .amp = amp_voyetra,
3503 },
b636a1d9 3504 /* Hercules Game Theatre XP */
1da177e4 3505 {
b636a1d9 3506 .vendor = 0x14af, /* Guillemot Corporation */
1da177e4
LT		 3507 .id = 0x0050,
3508 .name = "Hercules Game Theatre XP",
3509 .amp = amp_hercules,
3510 .mixer_init = hercules_mixer_init,
3511 },
3512 {
3513 .vendor = 0x1681,
3514 .id = 0x0050,
3515 .name = "Hercules Game Theatre XP",
3516 .amp = amp_hercules,
3517 .mixer_init = hercules_mixer_init,
3518 },
3519 {
3520 .vendor = 0x1681,
3521 .id = 0x0051,
3522 .name = "Hercules Game Theatre XP",
3523 .amp = amp_hercules,
3524 .mixer_init = hercules_mixer_init,
3525
3526 },
3527 {
3528 .vendor = 0x1681,
3529 .id = 0x0052,
3530 .name = "Hercules Game Theatre XP",
3531 .amp = amp_hercules,
3532 .mixer_init = hercules_mixer_init,
3533 },
3534 {
3535 .vendor = 0x1681,
3536 .id = 0x0053,
3537 .name = "Hercules Game Theatre XP",
3538 .amp = amp_hercules,
3539 .mixer_init = hercules_mixer_init,
3540 },
3541 {
3542 .vendor = 0x1681,
3543 .id = 0x0054,
3544 .name = "Hercules Game Theatre XP",
3545 .amp = amp_hercules,
3546 .mixer_init = hercules_mixer_init,
3547 },
b636a1d9
VM		 3548 /* Herculess Fortissimo */
3549 {
3550 .vendor = 0x1681,
3551 .id = 0xa010,
3552 .name = "Hercules Gamesurround Fortissimo II",
3553 },
3554 {
3555 .vendor = 0x1681,
3556 .id = 0xa011,
3557 .name = "Hercules Gamesurround Fortissimo III 7.1",
3558 },
1da177e4 3559 /* Teratec */
b636a1d9
VM		 3560 {
3561 .vendor = 0x153b,
3562 .id = 0x112e,
3563 .name = "Terratec DMX XFire 1024",
3564 },
1da177e4
LT		 3565 {
3566 .vendor = 0x153b,
3567 .id = 0x1136,
3568 .name = "Terratec SiXPack 5.1",
3569 },
3570 /* Not sure if the 570 needs the clkrun hack */
3571 {
3572 .vendor = PCI_VENDOR_ID_IBM,
3573 .id = 0x0132,
3574 .name = "Thinkpad 570",
3575 .init = clkrun_init,
3576 .active = clkrun_hack,
3577 },
3578 {
3579 .vendor = PCI_VENDOR_ID_IBM,
3580 .id = 0x0153,
3581 .name = "Thinkpad 600X/A20/T20",
3582 .init = clkrun_init,
3583 .active = clkrun_hack,
3584 },
3585 {
3586 .vendor = PCI_VENDOR_ID_IBM,
3587 .id = 0x1010,
3588 .name = "Thinkpad 600E (unsupported)",
3589 },
3590 {} /* terminator */
3591};
3592
3593
3594/*
3595 * APM support
3596 */
3597#ifdef CONFIG_PM
89f157d9
TI		 3598static unsigned int saved_regs[] = {
3599 BA0_ACOSV,
3600 BA0_ASER_FADDR,
3601 BA0_ASER_MASTER,
3602 BA1_PVOL,
3603 BA1_CVOL,
3604};
3605
cb28e45b 3606int snd_cs46xx_suspend(struct pci_dev *pci, pm_message_t state)
1da177e4 3607{
cb28e45b
TI		 3608 struct snd_card *card = pci_get_drvdata(pci);
3609 struct snd_cs46xx *chip = card->private_data;
89f157d9 3610 int i, amp_saved;
1da177e4 3611
cb28e45b 3612 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
f40b6890 3613 chip->in_suspend = 1;
1da177e4
LT		 3614 snd_pcm_suspend_all(chip->pcm);
3615 // chip->ac97_powerdown = snd_cs46xx_codec_read(chip, AC97_POWER_CONTROL);
3616 // chip->ac97_general_purpose = snd_cs46xx_codec_read(chip, BA0_AC97_GENERAL_PURPOSE);
3617
3618 snd_ac97_suspend(chip->ac97[CS46XX_PRIMARY_CODEC_INDEX]);
cb28e45b 3619 snd_ac97_suspend(chip->ac97[CS46XX_SECONDARY_CODEC_INDEX]);
1da177e4 3620
89f157d9
TI		 3621 /* save some registers */
3622 for (i = 0; i < ARRAY_SIZE(saved_regs); i++)
3623 chip->saved_regs[i] = snd_cs46xx_peekBA0(chip, saved_regs[i]);
3624
1da177e4
LT		 3625 amp_saved = chip->amplifier;
3626 /* turn off amp */
3627 chip->amplifier_ctrl(chip, -chip->amplifier);
3628 snd_cs46xx_hw_stop(chip);
3629 /* disable CLKRUN */
3630 chip->active_ctrl(chip, -chip->amplifier);
3631 chip->amplifier = amp_saved; /* restore the status */
30b35399 3632
cb28e45b
TI		 3633 pci_disable_device(pci);
3634 pci_save_state(pci);
30b35399 3635 pci_set_power_state(pci, pci_choose_state(pci, state));
1da177e4
LT		 3636 return 0;
3637}
3638
cb28e45b 3639int snd_cs46xx_resume(struct pci_dev *pci)
1da177e4 3640{
cb28e45b
TI		 3641 struct snd_card *card = pci_get_drvdata(pci);
3642 struct snd_cs46xx *chip = card->private_data;
480cf663
TI		 3643 int amp_saved;
3644#ifdef CONFIG_SND_CS46XX_NEW_DSP
3645 int i;
3646#endif
1da177e4 3647
30b35399 3648 pci_set_power_state(pci, PCI_D0);
cb28e45b 3649 pci_restore_state(pci);
30b35399
TI		 3650 if (pci_enable_device(pci) < 0) {
3651 printk(KERN_ERR "cs46xx: pci_enable_device failed, "
3652 "disabling device\n");
3653 snd_card_disconnect(card);
3654 return -EIO;
3655 }
cb28e45b 3656 pci_set_master(pci);
30b35399 3657
1da177e4
LT		 3658 amp_saved = chip->amplifier;
3659 chip->amplifier = 0;
3660 chip->active_ctrl(chip, 1); /* force to on */
3661
3662 snd_cs46xx_chip_init(chip);
3663
89f157d9
TI		 3664 snd_cs46xx_reset(chip);
3665#ifdef CONFIG_SND_CS46XX_NEW_DSP
3666 cs46xx_dsp_resume(chip);
3667 /* restore some registers */
3668 for (i = 0; i < ARRAY_SIZE(saved_regs); i++)
3669 snd_cs46xx_pokeBA0(chip, saved_regs[i], chip->saved_regs[i]);
3670#else
3671 snd_cs46xx_download_image(chip);
3672#endif
3673
1da177e4
LT		 3674#if 0
3675 snd_cs46xx_codec_write(chip, BA0_AC97_GENERAL_PURPOSE,
3676 chip->ac97_general_purpose);
3677 snd_cs46xx_codec_write(chip, AC97_POWER_CONTROL,
3678 chip->ac97_powerdown);
3679 mdelay(10);
3680 snd_cs46xx_codec_write(chip, BA0_AC97_POWERDOWN,
3681 chip->ac97_powerdown);
3682 mdelay(5);
3683#endif
3684
3685 snd_ac97_resume(chip->ac97[CS46XX_PRIMARY_CODEC_INDEX]);
cb28e45b 3686 snd_ac97_resume(chip->ac97[CS46XX_SECONDARY_CODEC_INDEX]);
1da177e4 3687
89f157d9
TI		 3688 /* reset playback/capture */
3689 snd_cs46xx_set_play_sample_rate(chip, 8000);
3690 snd_cs46xx_set_capture_sample_rate(chip, 8000);
3691 snd_cs46xx_proc_start(chip);
3692
3693 cs46xx_enable_stream_irqs(chip);
3694
1da177e4
LT		 3695 if (amp_saved)
3696 chip->amplifier_ctrl(chip, 1); /* turn amp on */
3697 else
3698 chip->active_ctrl(chip, -1); /* disable CLKRUN */
3699 chip->amplifier = amp_saved;
f40b6890 3700 chip->in_suspend = 0;
cb28e45b 3701 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 3702 return 0;
3703}
3704#endif /* CONFIG_PM */
3705
3706
3707/*
3708 */
3709
3d19f804 3710int __devinit snd_cs46xx_create(struct snd_card *card,
1da177e4
LT		 3711 struct pci_dev * pci,
3712 int external_amp, int thinkpad,
3d19f804 3713 struct snd_cs46xx ** rchip)
1da177e4 3714{
3d19f804 3715 struct snd_cs46xx *chip;
1da177e4 3716 int err, idx;
3d19f804 3717 struct snd_cs46xx_region *region;
1da177e4
LT		 3718 struct cs_card_type *cp;
3719 u16 ss_card, ss_vendor;
3d19f804 3720 static struct snd_device_ops ops = {
1da177e4
LT		 3721 .dev_free = snd_cs46xx_dev_free,
3722 };
3723
3724 *rchip = NULL;
3725
3726 /* enable PCI device */
3727 if ((err = pci_enable_device(pci)) < 0)
3728 return err;
3729
e560d8d8 3730 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
1da177e4
LT		 3731 if (chip == NULL) {
3732 pci_disable_device(pci);
3733 return -ENOMEM;
3734 }
3735 spin_lock_init(&chip->reg_lock);
3736#ifdef CONFIG_SND_CS46XX_NEW_DSP
62932df8 3737 mutex_init(&chip->spos_mutex);
1da177e4
LT		 3738#endif
3739 chip->card = card;
3740 chip->pci = pci;
3741 chip->irq = -1;
3742 chip->ba0_addr = pci_resource_start(pci, 0);
3743 chip->ba1_addr = pci_resource_start(pci, 1);
3744 if (chip->ba0_addr == 0 || chip->ba0_addr == (unsigned long)~0 ||
3745 chip->ba1_addr == 0 || chip->ba1_addr == (unsigned long)~0) {
3d19f804
TI		 3746 snd_printk(KERN_ERR "wrong address(es) - ba0 = 0x%lx, ba1 = 0x%lx\n",
3747 chip->ba0_addr, chip->ba1_addr);
1da177e4
LT		 3748 snd_cs46xx_free(chip);
3749 return -ENOMEM;
3750 }
3751
3752 region = &chip->region.name.ba0;
3753 strcpy(region->name, "CS46xx_BA0");
3754 region->base = chip->ba0_addr;
3755 region->size = CS46XX_BA0_SIZE;
3756
3757 region = &chip->region.name.data0;
3758 strcpy(region->name, "CS46xx_BA1_data0");
3759 region->base = chip->ba1_addr + BA1_SP_DMEM0;
3760 region->size = CS46XX_BA1_DATA0_SIZE;
3761
3762 region = &chip->region.name.data1;
3763 strcpy(region->name, "CS46xx_BA1_data1");
3764 region->base = chip->ba1_addr + BA1_SP_DMEM1;
3765 region->size = CS46XX_BA1_DATA1_SIZE;
3766
3767 region = &chip->region.name.pmem;
3768 strcpy(region->name, "CS46xx_BA1_pmem");
3769 region->base = chip->ba1_addr + BA1_SP_PMEM;
3770 region->size = CS46XX_BA1_PRG_SIZE;
3771
3772 region = &chip->region.name.reg;
3773 strcpy(region->name, "CS46xx_BA1_reg");
3774 region->base = chip->ba1_addr + BA1_SP_REG;
3775 region->size = CS46XX_BA1_REG_SIZE;
3776
3777 /* set up amp and clkrun hack */
3778 pci_read_config_word(pci, PCI_SUBSYSTEM_VENDOR_ID, &ss_vendor);
3779 pci_read_config_word(pci, PCI_SUBSYSTEM_ID, &ss_card);
3780
3781 for (cp = &cards[0]; cp->name; cp++) {
3782 if (cp->vendor == ss_vendor && cp->id == ss_card) {
3783 snd_printdd ("hack for %s enabled\n", cp->name);
3784
3785 chip->amplifier_ctrl = cp->amp;
3786 chip->active_ctrl = cp->active;
3787 chip->mixer_init = cp->mixer_init;
3788
3789 if (cp->init)
3790 cp->init(chip);
3791 break;
3792 }
3793 }
3794
3795 if (external_amp) {
99b359ba 3796 snd_printk(KERN_INFO "Crystal EAPD support forced on.\n");
1da177e4
LT		 3797 chip->amplifier_ctrl = amp_voyetra;
3798 }
3799
3800 if (thinkpad) {
99b359ba 3801 snd_printk(KERN_INFO "Activating CLKRUN hack for Thinkpad.\n");
1da177e4
LT		 3802 chip->active_ctrl = clkrun_hack;
3803 clkrun_init(chip);
3804 }
3805
3806 if (chip->amplifier_ctrl == NULL)
3807 chip->amplifier_ctrl = amp_none;
3808 if (chip->active_ctrl == NULL)
3809 chip->active_ctrl = amp_none;
3810
3811 chip->active_ctrl(chip, 1); /* enable CLKRUN */
3812
3813 pci_set_master(pci);
3814
3815 for (idx = 0; idx < 5; idx++) {
3816 region = &chip->region.idx[idx];
3d19f804
TI		 3817 if ((region->resource = request_mem_region(region->base, region->size,
3818 region->name)) == NULL) {
3819 snd_printk(KERN_ERR "unable to request memory region 0x%lx-0x%lx\n",
3820 region->base, region->base + region->size - 1);
1da177e4
LT		 3821 snd_cs46xx_free(chip);
3822 return -EBUSY;
3823 }
3824 region->remap_addr = ioremap_nocache(region->base, region->size);
3825 if (region->remap_addr == NULL) {
99b359ba 3826 snd_printk(KERN_ERR "%s ioremap problem\n", region->name);
1da177e4
LT		 3827 snd_cs46xx_free(chip);
3828 return -ENOMEM;
3829 }
3830 }
3831
437a5a46 3832 if (request_irq(pci->irq, snd_cs46xx_interrupt, IRQF_SHARED,
3d19f804 3833 "CS46XX", chip)) {
99b359ba 3834 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
1da177e4
LT		 3835 snd_cs46xx_free(chip);
3836 return -EBUSY;
3837 }
3838 chip->irq = pci->irq;
3839
3840#ifdef CONFIG_SND_CS46XX_NEW_DSP
3841 chip->dsp_spos_instance = cs46xx_dsp_spos_create(chip);
3842 if (chip->dsp_spos_instance == NULL) {
3843 snd_cs46xx_free(chip);
3844 return -ENOMEM;
3845 }
3846#endif
3847
3848 err = snd_cs46xx_chip_init(chip);
3849 if (err < 0) {
3850 snd_cs46xx_free(chip);
3851 return err;
3852 }
3853
3854 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
3855 snd_cs46xx_free(chip);
3856 return err;
3857 }
3858
3859 snd_cs46xx_proc_init(card, chip);
3860
89f157d9
TI		 3861#ifdef CONFIG_PM
3862 chip->saved_regs = kmalloc(sizeof(*chip->saved_regs) *
3863 ARRAY_SIZE(saved_regs), GFP_KERNEL);
3864 if (!chip->saved_regs) {
3865 snd_cs46xx_free(chip);
3866 return -ENOMEM;
3867 }
3868#endif
3869
1da177e4
LT		 3870 chip->active_ctrl(chip, -1); /* disable CLKRUN */
3871
3872 snd_card_set_dev(card, &pci->dev);
3873
3874 *rchip = chip;
3875 return 0;
3876}
Linux 6.x block layer and io_uring tree(s)