Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
c1017a4c | 2 | * Copyright (c) by Jaroslav Kysela <perex@perex.cz> |
1da177e4 LT |
3 | * Universal interface for Audio Codec '97 |
4 | * | |
5 | * For more details look to AC '97 component specification revision 2.2 | |
6 | * by Intel Corporation (http://developer.intel.com) and to datasheets | |
7 | * for specific codecs. | |
8 | * | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License as published by | |
12 | * the Free Software Foundation; either version 2 of the License, or | |
13 | * (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
23 | * | |
24 | */ | |
25 | ||
26 | #include <sound/driver.h> | |
27 | #include <linux/delay.h> | |
28 | #include <linux/init.h> | |
29 | #include <linux/slab.h> | |
62932df8 IM |
30 | #include <linux/mutex.h> |
31 | ||
1da177e4 LT |
32 | #include <sound/core.h> |
33 | #include <sound/pcm.h> | |
34 | #include <sound/control.h> | |
35 | #include <sound/ac97_codec.h> | |
36 | #include <sound/asoundef.h> | |
1da177e4 LT |
37 | #include "ac97_id.h" |
38 | #include "ac97_local.h" | |
39 | ||
40 | /* | |
41 | * PCM support | |
42 | */ | |
43 | ||
44 | static unsigned char rate_reg_tables[2][4][9] = { | |
45 | { | |
46 | /* standard rates */ | |
47 | { | |
48 | /* 3&4 front, 7&8 rear, 6&9 center/lfe */ | |
49 | AC97_PCM_FRONT_DAC_RATE, /* slot 3 */ | |
50 | AC97_PCM_FRONT_DAC_RATE, /* slot 4 */ | |
51 | 0xff, /* slot 5 */ | |
52 | AC97_PCM_LFE_DAC_RATE, /* slot 6 */ | |
53 | AC97_PCM_SURR_DAC_RATE, /* slot 7 */ | |
54 | AC97_PCM_SURR_DAC_RATE, /* slot 8 */ | |
55 | AC97_PCM_LFE_DAC_RATE, /* slot 9 */ | |
56 | 0xff, /* slot 10 */ | |
57 | 0xff, /* slot 11 */ | |
58 | }, | |
59 | { | |
60 | /* 7&8 front, 6&9 rear, 10&11 center/lfe */ | |
61 | 0xff, /* slot 3 */ | |
62 | 0xff, /* slot 4 */ | |
63 | 0xff, /* slot 5 */ | |
64 | AC97_PCM_SURR_DAC_RATE, /* slot 6 */ | |
65 | AC97_PCM_FRONT_DAC_RATE, /* slot 7 */ | |
66 | AC97_PCM_FRONT_DAC_RATE, /* slot 8 */ | |
67 | AC97_PCM_SURR_DAC_RATE, /* slot 9 */ | |
68 | AC97_PCM_LFE_DAC_RATE, /* slot 10 */ | |
69 | AC97_PCM_LFE_DAC_RATE, /* slot 11 */ | |
70 | }, | |
71 | { | |
72 | /* 6&9 front, 10&11 rear, 3&4 center/lfe */ | |
73 | AC97_PCM_LFE_DAC_RATE, /* slot 3 */ | |
74 | AC97_PCM_LFE_DAC_RATE, /* slot 4 */ | |
75 | 0xff, /* slot 5 */ | |
76 | AC97_PCM_FRONT_DAC_RATE, /* slot 6 */ | |
77 | 0xff, /* slot 7 */ | |
78 | 0xff, /* slot 8 */ | |
79 | AC97_PCM_FRONT_DAC_RATE, /* slot 9 */ | |
80 | AC97_PCM_SURR_DAC_RATE, /* slot 10 */ | |
81 | AC97_PCM_SURR_DAC_RATE, /* slot 11 */ | |
82 | }, | |
83 | { | |
84 | /* 10&11 front, 3&4 rear, 7&8 center/lfe */ | |
85 | AC97_PCM_SURR_DAC_RATE, /* slot 3 */ | |
86 | AC97_PCM_SURR_DAC_RATE, /* slot 4 */ | |
87 | 0xff, /* slot 5 */ | |
88 | 0xff, /* slot 6 */ | |
89 | AC97_PCM_LFE_DAC_RATE, /* slot 7 */ | |
90 | AC97_PCM_LFE_DAC_RATE, /* slot 8 */ | |
91 | 0xff, /* slot 9 */ | |
92 | AC97_PCM_FRONT_DAC_RATE, /* slot 10 */ | |
93 | AC97_PCM_FRONT_DAC_RATE, /* slot 11 */ | |
94 | }, | |
95 | }, | |
96 | { | |
97 | /* double rates */ | |
98 | { | |
99 | /* 3&4 front, 7&8 front (t+1) */ | |
100 | AC97_PCM_FRONT_DAC_RATE, /* slot 3 */ | |
101 | AC97_PCM_FRONT_DAC_RATE, /* slot 4 */ | |
102 | 0xff, /* slot 5 */ | |
103 | 0xff, /* slot 6 */ | |
104 | AC97_PCM_FRONT_DAC_RATE, /* slot 7 */ | |
105 | AC97_PCM_FRONT_DAC_RATE, /* slot 8 */ | |
106 | 0xff, /* slot 9 */ | |
107 | 0xff, /* slot 10 */ | |
108 | 0xff, /* slot 11 */ | |
109 | }, | |
110 | { | |
111 | /* not specified in the specification */ | |
112 | 0xff, /* slot 3 */ | |
113 | 0xff, /* slot 4 */ | |
114 | 0xff, /* slot 5 */ | |
115 | 0xff, /* slot 6 */ | |
116 | 0xff, /* slot 7 */ | |
117 | 0xff, /* slot 8 */ | |
118 | 0xff, /* slot 9 */ | |
119 | 0xff, /* slot 10 */ | |
120 | 0xff, /* slot 11 */ | |
121 | }, | |
122 | { | |
123 | 0xff, /* slot 3 */ | |
124 | 0xff, /* slot 4 */ | |
125 | 0xff, /* slot 5 */ | |
126 | 0xff, /* slot 6 */ | |
127 | 0xff, /* slot 7 */ | |
128 | 0xff, /* slot 8 */ | |
129 | 0xff, /* slot 9 */ | |
130 | 0xff, /* slot 10 */ | |
131 | 0xff, /* slot 11 */ | |
132 | }, | |
133 | { | |
134 | 0xff, /* slot 3 */ | |
135 | 0xff, /* slot 4 */ | |
136 | 0xff, /* slot 5 */ | |
137 | 0xff, /* slot 6 */ | |
138 | 0xff, /* slot 7 */ | |
139 | 0xff, /* slot 8 */ | |
140 | 0xff, /* slot 9 */ | |
141 | 0xff, /* slot 10 */ | |
142 | 0xff, /* slot 11 */ | |
143 | } | |
144 | }}; | |
145 | ||
146 | /* FIXME: more various mappings for ADC? */ | |
147 | static unsigned char rate_cregs[9] = { | |
148 | AC97_PCM_LR_ADC_RATE, /* 3 */ | |
149 | AC97_PCM_LR_ADC_RATE, /* 4 */ | |
150 | 0xff, /* 5 */ | |
151 | AC97_PCM_MIC_ADC_RATE, /* 6 */ | |
152 | 0xff, /* 7 */ | |
153 | 0xff, /* 8 */ | |
154 | 0xff, /* 9 */ | |
155 | 0xff, /* 10 */ | |
156 | 0xff, /* 11 */ | |
157 | }; | |
158 | ||
159 | static unsigned char get_slot_reg(struct ac97_pcm *pcm, unsigned short cidx, | |
160 | unsigned short slot, int dbl) | |
161 | { | |
162 | if (slot < 3) | |
163 | return 0xff; | |
164 | if (slot > 11) | |
165 | return 0xff; | |
166 | if (pcm->spdif) | |
167 | return AC97_SPDIF; /* pseudo register */ | |
168 | if (pcm->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
169 | return rate_reg_tables[dbl][pcm->r[dbl].rate_table[cidx]][slot - 3]; | |
170 | else | |
171 | return rate_cregs[slot - 3]; | |
172 | } | |
173 | ||
ee42381e | 174 | static int set_spdif_rate(struct snd_ac97 *ac97, unsigned short rate) |
1da177e4 LT |
175 | { |
176 | unsigned short old, bits, reg, mask; | |
177 | unsigned int sbits; | |
178 | ||
179 | if (! (ac97->ext_id & AC97_EI_SPDIF)) | |
180 | return -ENODEV; | |
181 | ||
182 | /* TODO: double rate support */ | |
183 | if (ac97->flags & AC97_CS_SPDIF) { | |
184 | switch (rate) { | |
185 | case 48000: bits = 0; break; | |
186 | case 44100: bits = 1 << AC97_SC_SPSR_SHIFT; break; | |
187 | default: /* invalid - disable output */ | |
188 | snd_ac97_update_bits(ac97, AC97_EXTENDED_STATUS, AC97_EA_SPDIF, 0); | |
189 | return -EINVAL; | |
190 | } | |
191 | reg = AC97_CSR_SPDIF; | |
192 | mask = 1 << AC97_SC_SPSR_SHIFT; | |
193 | } else { | |
194 | if (ac97->id == AC97_ID_CM9739 && rate != 48000) { | |
195 | snd_ac97_update_bits(ac97, AC97_EXTENDED_STATUS, AC97_EA_SPDIF, 0); | |
196 | return -EINVAL; | |
197 | } | |
198 | switch (rate) { | |
199 | case 44100: bits = AC97_SC_SPSR_44K; break; | |
200 | case 48000: bits = AC97_SC_SPSR_48K; break; | |
201 | case 32000: bits = AC97_SC_SPSR_32K; break; | |
202 | default: /* invalid - disable output */ | |
203 | snd_ac97_update_bits(ac97, AC97_EXTENDED_STATUS, AC97_EA_SPDIF, 0); | |
204 | return -EINVAL; | |
205 | } | |
206 | reg = AC97_SPDIF; | |
207 | mask = AC97_SC_SPSR_MASK; | |
208 | } | |
209 | ||
62932df8 | 210 | mutex_lock(&ac97->reg_mutex); |
1da177e4 LT |
211 | old = snd_ac97_read(ac97, reg) & mask; |
212 | if (old != bits) { | |
213 | snd_ac97_update_bits_nolock(ac97, AC97_EXTENDED_STATUS, AC97_EA_SPDIF, 0); | |
214 | snd_ac97_update_bits_nolock(ac97, reg, mask, bits); | |
215 | /* update the internal spdif bits */ | |
216 | sbits = ac97->spdif_status; | |
217 | if (sbits & IEC958_AES0_PROFESSIONAL) { | |
218 | sbits &= ~IEC958_AES0_PRO_FS; | |
219 | switch (rate) { | |
220 | case 44100: sbits |= IEC958_AES0_PRO_FS_44100; break; | |
221 | case 48000: sbits |= IEC958_AES0_PRO_FS_48000; break; | |
222 | case 32000: sbits |= IEC958_AES0_PRO_FS_32000; break; | |
223 | } | |
224 | } else { | |
225 | sbits &= ~(IEC958_AES3_CON_FS << 24); | |
226 | switch (rate) { | |
227 | case 44100: sbits |= IEC958_AES3_CON_FS_44100<<24; break; | |
228 | case 48000: sbits |= IEC958_AES3_CON_FS_48000<<24; break; | |
229 | case 32000: sbits |= IEC958_AES3_CON_FS_32000<<24; break; | |
230 | } | |
231 | } | |
232 | ac97->spdif_status = sbits; | |
233 | } | |
234 | snd_ac97_update_bits_nolock(ac97, AC97_EXTENDED_STATUS, AC97_EA_SPDIF, AC97_EA_SPDIF); | |
62932df8 | 235 | mutex_unlock(&ac97->reg_mutex); |
1da177e4 LT |
236 | return 0; |
237 | } | |
238 | ||
239 | /** | |
240 | * snd_ac97_set_rate - change the rate of the given input/output. | |
241 | * @ac97: the ac97 instance | |
242 | * @reg: the register to change | |
243 | * @rate: the sample rate to set | |
244 | * | |
245 | * Changes the rate of the given input/output on the codec. | |
246 | * If the codec doesn't support VAR, the rate must be 48000 (except | |
247 | * for SPDIF). | |
248 | * | |
249 | * The valid registers are AC97_PMC_MIC_ADC_RATE, | |
250 | * AC97_PCM_FRONT_DAC_RATE, AC97_PCM_LR_ADC_RATE. | |
251 | * AC97_PCM_SURR_DAC_RATE and AC97_PCM_LFE_DAC_RATE are accepted | |
252 | * if the codec supports them. | |
253 | * AC97_SPDIF is accepted as a pseudo register to modify the SPDIF | |
254 | * status bits. | |
255 | * | |
256 | * Returns zero if successful, or a negative error code on failure. | |
257 | */ | |
ee42381e | 258 | int snd_ac97_set_rate(struct snd_ac97 *ac97, int reg, unsigned int rate) |
1da177e4 LT |
259 | { |
260 | int dbl; | |
261 | unsigned int tmp; | |
262 | ||
263 | dbl = rate > 48000; | |
264 | if (dbl) { | |
265 | if (!(ac97->flags & AC97_DOUBLE_RATE)) | |
266 | return -EINVAL; | |
267 | if (reg != AC97_PCM_FRONT_DAC_RATE) | |
268 | return -EINVAL; | |
269 | } | |
270 | ||
6dbe6628 | 271 | snd_ac97_update_power(ac97, reg, 1); |
1da177e4 LT |
272 | switch (reg) { |
273 | case AC97_PCM_MIC_ADC_RATE: | |
274 | if ((ac97->regs[AC97_EXTENDED_STATUS] & AC97_EA_VRM) == 0) /* MIC VRA */ | |
275 | if (rate != 48000) | |
276 | return -EINVAL; | |
277 | break; | |
278 | case AC97_PCM_FRONT_DAC_RATE: | |
279 | case AC97_PCM_LR_ADC_RATE: | |
280 | if ((ac97->regs[AC97_EXTENDED_STATUS] & AC97_EA_VRA) == 0) /* VRA */ | |
281 | if (rate != 48000 && rate != 96000) | |
282 | return -EINVAL; | |
283 | break; | |
284 | case AC97_PCM_SURR_DAC_RATE: | |
285 | if (! (ac97->scaps & AC97_SCAP_SURROUND_DAC)) | |
286 | return -EINVAL; | |
287 | break; | |
288 | case AC97_PCM_LFE_DAC_RATE: | |
289 | if (! (ac97->scaps & AC97_SCAP_CENTER_LFE_DAC)) | |
290 | return -EINVAL; | |
291 | break; | |
292 | case AC97_SPDIF: | |
293 | /* special case */ | |
294 | return set_spdif_rate(ac97, rate); | |
295 | default: | |
296 | return -EINVAL; | |
297 | } | |
298 | if (dbl) | |
299 | rate /= 2; | |
300 | tmp = (rate * ac97->bus->clock) / 48000; | |
301 | if (tmp > 65535) | |
302 | return -EINVAL; | |
303 | if ((ac97->ext_id & AC97_EI_DRA) && reg == AC97_PCM_FRONT_DAC_RATE) | |
304 | snd_ac97_update_bits(ac97, AC97_EXTENDED_STATUS, | |
305 | AC97_EA_DRA, dbl ? AC97_EA_DRA : 0); | |
306 | snd_ac97_update(ac97, reg, tmp & 0xffff); | |
307 | snd_ac97_read(ac97, reg); | |
091e95ee TI |
308 | if ((ac97->ext_id & AC97_EI_DRA) && reg == AC97_PCM_FRONT_DAC_RATE) { |
309 | /* Intel controllers require double rate data to be put in | |
310 | * slots 7+8 | |
311 | */ | |
312 | snd_ac97_update_bits(ac97, AC97_GENERAL_PURPOSE, | |
313 | AC97_GP_DRSS_MASK, | |
314 | dbl ? AC97_GP_DRSS_78 : 0); | |
315 | snd_ac97_read(ac97, AC97_GENERAL_PURPOSE); | |
316 | } | |
1da177e4 LT |
317 | return 0; |
318 | } | |
319 | ||
7b09679c TI |
320 | EXPORT_SYMBOL(snd_ac97_set_rate); |
321 | ||
ee42381e | 322 | static unsigned short get_pslots(struct snd_ac97 *ac97, unsigned char *rate_table, unsigned short *spdif_slots) |
1da177e4 LT |
323 | { |
324 | if (!ac97_is_audio(ac97)) | |
325 | return 0; | |
326 | if (ac97_is_rev22(ac97) || ac97_can_amap(ac97)) { | |
327 | unsigned short slots = 0; | |
328 | if (ac97_is_rev22(ac97)) { | |
329 | /* Note: it's simply emulation of AMAP behaviour */ | |
330 | u16 es; | |
331 | es = ac97->regs[AC97_EXTENDED_ID] &= ~AC97_EI_DACS_SLOT_MASK; | |
332 | switch (ac97->addr) { | |
333 | case 1: | |
334 | case 2: es |= (1<<AC97_EI_DACS_SLOT_SHIFT); break; | |
335 | case 3: es |= (2<<AC97_EI_DACS_SLOT_SHIFT); break; | |
336 | } | |
337 | snd_ac97_write_cache(ac97, AC97_EXTENDED_ID, es); | |
338 | } | |
339 | switch (ac97->addr) { | |
340 | case 0: | |
341 | slots |= (1<<AC97_SLOT_PCM_LEFT)|(1<<AC97_SLOT_PCM_RIGHT); | |
342 | if (ac97->scaps & AC97_SCAP_SURROUND_DAC) | |
343 | slots |= (1<<AC97_SLOT_PCM_SLEFT)|(1<<AC97_SLOT_PCM_SRIGHT); | |
344 | if (ac97->scaps & AC97_SCAP_CENTER_LFE_DAC) | |
345 | slots |= (1<<AC97_SLOT_PCM_CENTER)|(1<<AC97_SLOT_LFE); | |
346 | if (ac97->ext_id & AC97_EI_SPDIF) { | |
347 | if (!(ac97->scaps & AC97_SCAP_SURROUND_DAC)) | |
348 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT)|(1<<AC97_SLOT_SPDIF_RIGHT); | |
349 | else if (!(ac97->scaps & AC97_SCAP_CENTER_LFE_DAC)) | |
350 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT1)|(1<<AC97_SLOT_SPDIF_RIGHT1); | |
351 | else | |
352 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT2)|(1<<AC97_SLOT_SPDIF_RIGHT2); | |
353 | } | |
354 | *rate_table = 0; | |
355 | break; | |
356 | case 1: | |
357 | case 2: | |
358 | slots |= (1<<AC97_SLOT_PCM_SLEFT)|(1<<AC97_SLOT_PCM_SRIGHT); | |
359 | if (ac97->scaps & AC97_SCAP_SURROUND_DAC) | |
360 | slots |= (1<<AC97_SLOT_PCM_CENTER)|(1<<AC97_SLOT_LFE); | |
361 | if (ac97->ext_id & AC97_EI_SPDIF) { | |
362 | if (!(ac97->scaps & AC97_SCAP_SURROUND_DAC)) | |
363 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT1)|(1<<AC97_SLOT_SPDIF_RIGHT1); | |
364 | else | |
365 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT2)|(1<<AC97_SLOT_SPDIF_RIGHT2); | |
366 | } | |
367 | *rate_table = 1; | |
368 | break; | |
369 | case 3: | |
370 | slots |= (1<<AC97_SLOT_PCM_CENTER)|(1<<AC97_SLOT_LFE); | |
371 | if (ac97->ext_id & AC97_EI_SPDIF) | |
372 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT2)|(1<<AC97_SLOT_SPDIF_RIGHT2); | |
373 | *rate_table = 2; | |
374 | break; | |
375 | } | |
376 | return slots; | |
377 | } else { | |
378 | unsigned short slots; | |
379 | slots = (1<<AC97_SLOT_PCM_LEFT)|(1<<AC97_SLOT_PCM_RIGHT); | |
380 | if (ac97->scaps & AC97_SCAP_SURROUND_DAC) | |
381 | slots |= (1<<AC97_SLOT_PCM_SLEFT)|(1<<AC97_SLOT_PCM_SRIGHT); | |
382 | if (ac97->scaps & AC97_SCAP_CENTER_LFE_DAC) | |
383 | slots |= (1<<AC97_SLOT_PCM_CENTER)|(1<<AC97_SLOT_LFE); | |
384 | if (ac97->ext_id & AC97_EI_SPDIF) { | |
385 | if (!(ac97->scaps & AC97_SCAP_SURROUND_DAC)) | |
386 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT)|(1<<AC97_SLOT_SPDIF_RIGHT); | |
387 | else if (!(ac97->scaps & AC97_SCAP_CENTER_LFE_DAC)) | |
388 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT1)|(1<<AC97_SLOT_SPDIF_RIGHT1); | |
389 | else | |
390 | *spdif_slots = (1<<AC97_SLOT_SPDIF_LEFT2)|(1<<AC97_SLOT_SPDIF_RIGHT2); | |
391 | } | |
392 | *rate_table = 0; | |
393 | return slots; | |
394 | } | |
395 | } | |
396 | ||
ee42381e | 397 | static unsigned short get_cslots(struct snd_ac97 *ac97) |
1da177e4 LT |
398 | { |
399 | unsigned short slots; | |
400 | ||
401 | if (!ac97_is_audio(ac97)) | |
402 | return 0; | |
403 | slots = (1<<AC97_SLOT_PCM_LEFT)|(1<<AC97_SLOT_PCM_RIGHT); | |
404 | slots |= (1<<AC97_SLOT_MIC); | |
405 | return slots; | |
406 | } | |
407 | ||
408 | static unsigned int get_rates(struct ac97_pcm *pcm, unsigned int cidx, unsigned short slots, int dbl) | |
409 | { | |
410 | int i, idx; | |
411 | unsigned int rates = ~0; | |
412 | unsigned char reg; | |
413 | ||
414 | for (i = 3; i < 12; i++) { | |
415 | if (!(slots & (1 << i))) | |
416 | continue; | |
417 | reg = get_slot_reg(pcm, cidx, i, dbl); | |
418 | switch (reg) { | |
419 | case AC97_PCM_FRONT_DAC_RATE: idx = AC97_RATES_FRONT_DAC; break; | |
420 | case AC97_PCM_SURR_DAC_RATE: idx = AC97_RATES_SURR_DAC; break; | |
421 | case AC97_PCM_LFE_DAC_RATE: idx = AC97_RATES_LFE_DAC; break; | |
422 | case AC97_PCM_LR_ADC_RATE: idx = AC97_RATES_ADC; break; | |
423 | case AC97_PCM_MIC_ADC_RATE: idx = AC97_RATES_MIC_ADC; break; | |
424 | default: idx = AC97_RATES_SPDIF; break; | |
425 | } | |
426 | rates &= pcm->r[dbl].codec[cidx]->rates[idx]; | |
427 | } | |
428 | if (!dbl) | |
429 | rates &= ~(SNDRV_PCM_RATE_64000 | SNDRV_PCM_RATE_88200 | | |
430 | SNDRV_PCM_RATE_96000); | |
431 | return rates; | |
432 | } | |
433 | ||
434 | /** | |
435 | * snd_ac97_pcm_assign - assign AC97 slots to given PCM streams | |
436 | * @bus: the ac97 bus instance | |
437 | * @pcms_count: count of PCMs to be assigned | |
438 | * @pcms: PCMs to be assigned | |
439 | * | |
440 | * It assigns available AC97 slots for given PCMs. If none or only | |
441 | * some slots are available, pcm->xxx.slots and pcm->xxx.rslots[] members | |
442 | * are reduced and might be zero. | |
443 | */ | |
ee42381e | 444 | int snd_ac97_pcm_assign(struct snd_ac97_bus *bus, |
1da177e4 LT |
445 | unsigned short pcms_count, |
446 | const struct ac97_pcm *pcms) | |
447 | { | |
448 | int i, j, k; | |
449 | const struct ac97_pcm *pcm; | |
450 | struct ac97_pcm *rpcms, *rpcm; | |
451 | unsigned short avail_slots[2][4]; | |
452 | unsigned char rate_table[2][4]; | |
453 | unsigned short tmp, slots; | |
454 | unsigned short spdif_slots[4]; | |
455 | unsigned int rates; | |
ee42381e | 456 | struct snd_ac97 *codec; |
1da177e4 LT |
457 | |
458 | rpcms = kcalloc(pcms_count, sizeof(struct ac97_pcm), GFP_KERNEL); | |
459 | if (rpcms == NULL) | |
460 | return -ENOMEM; | |
461 | memset(avail_slots, 0, sizeof(avail_slots)); | |
462 | memset(rate_table, 0, sizeof(rate_table)); | |
463 | memset(spdif_slots, 0, sizeof(spdif_slots)); | |
464 | for (i = 0; i < 4; i++) { | |
465 | codec = bus->codec[i]; | |
466 | if (!codec) | |
467 | continue; | |
468 | avail_slots[0][i] = get_pslots(codec, &rate_table[0][i], &spdif_slots[i]); | |
469 | avail_slots[1][i] = get_cslots(codec); | |
470 | if (!(codec->scaps & AC97_SCAP_INDEP_SDIN)) { | |
471 | for (j = 0; j < i; j++) { | |
472 | if (bus->codec[j]) | |
473 | avail_slots[1][i] &= ~avail_slots[1][j]; | |
474 | } | |
475 | } | |
476 | } | |
477 | /* first step - exclusive devices */ | |
478 | for (i = 0; i < pcms_count; i++) { | |
479 | pcm = &pcms[i]; | |
480 | rpcm = &rpcms[i]; | |
481 | /* low-level driver thinks that it's more clever */ | |
482 | if (pcm->copy_flag) { | |
483 | *rpcm = *pcm; | |
484 | continue; | |
485 | } | |
486 | rpcm->stream = pcm->stream; | |
487 | rpcm->exclusive = pcm->exclusive; | |
488 | rpcm->spdif = pcm->spdif; | |
489 | rpcm->private_value = pcm->private_value; | |
490 | rpcm->bus = bus; | |
491 | rpcm->rates = ~0; | |
492 | slots = pcm->r[0].slots; | |
493 | for (j = 0; j < 4 && slots; j++) { | |
494 | if (!bus->codec[j]) | |
495 | continue; | |
496 | rates = ~0; | |
497 | if (pcm->spdif && pcm->stream == 0) | |
498 | tmp = spdif_slots[j]; | |
499 | else | |
500 | tmp = avail_slots[pcm->stream][j]; | |
501 | if (pcm->exclusive) { | |
502 | /* exclusive access */ | |
503 | tmp &= slots; | |
504 | for (k = 0; k < i; k++) { | |
505 | if (rpcm->stream == rpcms[k].stream) | |
506 | tmp &= ~rpcms[k].r[0].rslots[j]; | |
507 | } | |
508 | } else { | |
509 | /* non-exclusive access */ | |
510 | tmp &= pcm->r[0].slots; | |
511 | } | |
512 | if (tmp) { | |
513 | rpcm->r[0].rslots[j] = tmp; | |
514 | rpcm->r[0].codec[j] = bus->codec[j]; | |
515 | rpcm->r[0].rate_table[j] = rate_table[pcm->stream][j]; | |
516 | if (bus->no_vra) | |
517 | rates = SNDRV_PCM_RATE_48000; | |
518 | else | |
519 | rates = get_rates(rpcm, j, tmp, 0); | |
520 | if (pcm->exclusive) | |
521 | avail_slots[pcm->stream][j] &= ~tmp; | |
522 | } | |
523 | slots &= ~tmp; | |
524 | rpcm->r[0].slots |= tmp; | |
525 | rpcm->rates &= rates; | |
526 | } | |
527 | /* for double rate, we check the first codec only */ | |
528 | if (pcm->stream == SNDRV_PCM_STREAM_PLAYBACK && | |
529 | bus->codec[0] && (bus->codec[0]->flags & AC97_DOUBLE_RATE) && | |
530 | rate_table[pcm->stream][0] == 0) { | |
531 | tmp = (1<<AC97_SLOT_PCM_LEFT) | (1<<AC97_SLOT_PCM_RIGHT) | | |
532 | (1<<AC97_SLOT_PCM_LEFT_0) | (1<<AC97_SLOT_PCM_RIGHT_0); | |
533 | if ((tmp & pcm->r[1].slots) == tmp) { | |
534 | rpcm->r[1].slots = tmp; | |
535 | rpcm->r[1].rslots[0] = tmp; | |
536 | rpcm->r[1].rate_table[0] = 0; | |
537 | rpcm->r[1].codec[0] = bus->codec[0]; | |
538 | if (pcm->exclusive) | |
539 | avail_slots[pcm->stream][0] &= ~tmp; | |
540 | if (bus->no_vra) | |
541 | rates = SNDRV_PCM_RATE_96000; | |
542 | else | |
543 | rates = get_rates(rpcm, 0, tmp, 1); | |
544 | rpcm->rates |= rates; | |
545 | } | |
546 | } | |
547 | if (rpcm->rates == ~0) | |
548 | rpcm->rates = 0; /* not used */ | |
549 | } | |
550 | bus->pcms_count = pcms_count; | |
551 | bus->pcms = rpcms; | |
552 | return 0; | |
553 | } | |
554 | ||
7b09679c TI |
555 | EXPORT_SYMBOL(snd_ac97_pcm_assign); |
556 | ||
1da177e4 LT |
557 | /** |
558 | * snd_ac97_pcm_open - opens the given AC97 pcm | |
559 | * @pcm: the ac97 pcm instance | |
560 | * @rate: rate in Hz, if codec does not support VRA, this value must be 48000Hz | |
561 | * @cfg: output stream characteristics | |
562 | * @slots: a subset of allocated slots (snd_ac97_pcm_assign) for this pcm | |
563 | * | |
564 | * It locks the specified slots and sets the given rate to AC97 registers. | |
565 | */ | |
566 | int snd_ac97_pcm_open(struct ac97_pcm *pcm, unsigned int rate, | |
567 | enum ac97_pcm_cfg cfg, unsigned short slots) | |
568 | { | |
ee42381e | 569 | struct snd_ac97_bus *bus; |
1da177e4 LT |
570 | int i, cidx, r, ok_flag; |
571 | unsigned int reg_ok[4] = {0,0,0,0}; | |
572 | unsigned char reg; | |
573 | int err = 0; | |
574 | ||
575 | r = rate > 48000; | |
576 | bus = pcm->bus; | |
577 | if (cfg == AC97_PCM_CFG_SPDIF) { | |
578 | int err; | |
579 | for (cidx = 0; cidx < 4; cidx++) | |
580 | if (bus->codec[cidx] && (bus->codec[cidx]->ext_id & AC97_EI_SPDIF)) { | |
581 | err = set_spdif_rate(bus->codec[cidx], rate); | |
582 | if (err < 0) | |
583 | return err; | |
584 | } | |
585 | } | |
586 | spin_lock_irq(&pcm->bus->bus_lock); | |
587 | for (i = 3; i < 12; i++) { | |
588 | if (!(slots & (1 << i))) | |
589 | continue; | |
590 | ok_flag = 0; | |
591 | for (cidx = 0; cidx < 4; cidx++) { | |
592 | if (bus->used_slots[pcm->stream][cidx] & (1 << i)) { | |
593 | spin_unlock_irq(&pcm->bus->bus_lock); | |
594 | err = -EBUSY; | |
595 | goto error; | |
596 | } | |
597 | if (pcm->r[r].rslots[cidx] & (1 << i)) { | |
598 | bus->used_slots[pcm->stream][cidx] |= (1 << i); | |
599 | ok_flag++; | |
600 | } | |
601 | } | |
602 | if (!ok_flag) { | |
603 | spin_unlock_irq(&pcm->bus->bus_lock); | |
604 | snd_printk(KERN_ERR "cannot find configuration for AC97 slot %i\n", i); | |
605 | err = -EAGAIN; | |
606 | goto error; | |
607 | } | |
608 | } | |
6dbe6628 | 609 | pcm->cur_dbl = r; |
1da177e4 LT |
610 | spin_unlock_irq(&pcm->bus->bus_lock); |
611 | for (i = 3; i < 12; i++) { | |
612 | if (!(slots & (1 << i))) | |
613 | continue; | |
614 | for (cidx = 0; cidx < 4; cidx++) { | |
615 | if (pcm->r[r].rslots[cidx] & (1 << i)) { | |
616 | reg = get_slot_reg(pcm, cidx, i, r); | |
617 | if (reg == 0xff) { | |
618 | snd_printk(KERN_ERR "invalid AC97 slot %i?\n", i); | |
619 | continue; | |
620 | } | |
621 | if (reg_ok[cidx] & (1 << (reg - AC97_PCM_FRONT_DAC_RATE))) | |
622 | continue; | |
623 | //printk(KERN_DEBUG "setting ac97 reg 0x%x to rate %d\n", reg, rate); | |
624 | err = snd_ac97_set_rate(pcm->r[r].codec[cidx], reg, rate); | |
625 | if (err < 0) | |
626 | snd_printk(KERN_ERR "error in snd_ac97_set_rate: cidx=%d, reg=0x%x, rate=%d, err=%d\n", cidx, reg, rate, err); | |
627 | else | |
628 | reg_ok[cidx] |= (1 << (reg - AC97_PCM_FRONT_DAC_RATE)); | |
629 | } | |
630 | } | |
631 | } | |
632 | pcm->aslots = slots; | |
633 | return 0; | |
634 | ||
635 | error: | |
636 | pcm->aslots = slots; | |
637 | snd_ac97_pcm_close(pcm); | |
638 | return err; | |
639 | } | |
640 | ||
7b09679c TI |
641 | EXPORT_SYMBOL(snd_ac97_pcm_open); |
642 | ||
1da177e4 LT |
643 | /** |
644 | * snd_ac97_pcm_close - closes the given AC97 pcm | |
645 | * @pcm: the ac97 pcm instance | |
646 | * | |
647 | * It frees the locked AC97 slots. | |
648 | */ | |
649 | int snd_ac97_pcm_close(struct ac97_pcm *pcm) | |
650 | { | |
ee42381e | 651 | struct snd_ac97_bus *bus; |
1da177e4 LT |
652 | unsigned short slots = pcm->aslots; |
653 | int i, cidx; | |
654 | ||
6dbe6628 TI |
655 | #ifdef CONFIG_SND_AC97_POWER_SAVE |
656 | int r = pcm->cur_dbl; | |
657 | for (i = 3; i < 12; i++) { | |
658 | if (!(slots & (1 << i))) | |
659 | continue; | |
660 | for (cidx = 0; cidx < 4; cidx++) { | |
661 | if (pcm->r[r].rslots[cidx] & (1 << i)) { | |
662 | int reg = get_slot_reg(pcm, cidx, i, r); | |
663 | snd_ac97_update_power(pcm->r[r].codec[cidx], | |
664 | reg, 0); | |
665 | } | |
666 | } | |
667 | } | |
668 | #endif | |
669 | ||
1da177e4 LT |
670 | bus = pcm->bus; |
671 | spin_lock_irq(&pcm->bus->bus_lock); | |
672 | for (i = 3; i < 12; i++) { | |
673 | if (!(slots & (1 << i))) | |
674 | continue; | |
675 | for (cidx = 0; cidx < 4; cidx++) | |
676 | bus->used_slots[pcm->stream][cidx] &= ~(1 << i); | |
677 | } | |
678 | pcm->aslots = 0; | |
6dbe6628 | 679 | pcm->cur_dbl = 0; |
1da177e4 LT |
680 | spin_unlock_irq(&pcm->bus->bus_lock); |
681 | return 0; | |
682 | } | |
683 | ||
7b09679c TI |
684 | EXPORT_SYMBOL(snd_ac97_pcm_close); |
685 | ||
ee42381e TI |
686 | static int double_rate_hw_constraint_rate(struct snd_pcm_hw_params *params, |
687 | struct snd_pcm_hw_rule *rule) | |
1da177e4 | 688 | { |
ee42381e | 689 | struct snd_interval *channels = hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS); |
1da177e4 | 690 | if (channels->min > 2) { |
ee42381e | 691 | static const struct snd_interval single_rates = { |
1da177e4 LT |
692 | .min = 1, |
693 | .max = 48000, | |
694 | }; | |
ee42381e | 695 | struct snd_interval *rate = hw_param_interval(params, SNDRV_PCM_HW_PARAM_RATE); |
1da177e4 LT |
696 | return snd_interval_refine(rate, &single_rates); |
697 | } | |
698 | return 0; | |
699 | } | |
700 | ||
ee42381e TI |
701 | static int double_rate_hw_constraint_channels(struct snd_pcm_hw_params *params, |
702 | struct snd_pcm_hw_rule *rule) | |
1da177e4 | 703 | { |
ee42381e | 704 | struct snd_interval *rate = hw_param_interval(params, SNDRV_PCM_HW_PARAM_RATE); |
1da177e4 | 705 | if (rate->min > 48000) { |
ee42381e | 706 | static const struct snd_interval double_rate_channels = { |
1da177e4 LT |
707 | .min = 2, |
708 | .max = 2, | |
709 | }; | |
ee42381e | 710 | struct snd_interval *channels = hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS); |
1da177e4 LT |
711 | return snd_interval_refine(channels, &double_rate_channels); |
712 | } | |
713 | return 0; | |
714 | } | |
715 | ||
716 | /** | |
717 | * snd_ac97_pcm_double_rate_rules - set double rate constraints | |
718 | * @runtime: the runtime of the ac97 front playback pcm | |
719 | * | |
720 | * Installs the hardware constraint rules to prevent using double rates and | |
721 | * more than two channels at the same time. | |
722 | */ | |
ee42381e | 723 | int snd_ac97_pcm_double_rate_rules(struct snd_pcm_runtime *runtime) |
1da177e4 LT |
724 | { |
725 | int err; | |
726 | ||
727 | err = snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_RATE, | |
728 | double_rate_hw_constraint_rate, NULL, | |
729 | SNDRV_PCM_HW_PARAM_CHANNELS, -1); | |
730 | if (err < 0) | |
731 | return err; | |
732 | err = snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, | |
733 | double_rate_hw_constraint_channels, NULL, | |
734 | SNDRV_PCM_HW_PARAM_RATE, -1); | |
735 | return err; | |
736 | } | |
7b09679c TI |
737 | |
738 | EXPORT_SYMBOL(snd_ac97_pcm_double_rate_rules); |