Commit | Line | Data |
---|---|---|
559d6701 | 1 | /* |
559d6701 TV |
2 | * Copyright (C) 2008 Nokia Corporation |
3 | * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License along with | |
15 | * this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
a0b38cc4 TV |
18 | #ifndef __OMAP_OMAPDSS_H |
19 | #define __OMAP_OMAPDSS_H | |
559d6701 TV |
20 | |
21 | #include <linux/list.h> | |
22 | #include <linux/kobject.h> | |
23 | #include <linux/device.h> | |
559d6701 TV |
24 | |
25 | #define DISPC_IRQ_FRAMEDONE (1 << 0) | |
26 | #define DISPC_IRQ_VSYNC (1 << 1) | |
27 | #define DISPC_IRQ_EVSYNC_EVEN (1 << 2) | |
28 | #define DISPC_IRQ_EVSYNC_ODD (1 << 3) | |
29 | #define DISPC_IRQ_ACBIAS_COUNT_STAT (1 << 4) | |
30 | #define DISPC_IRQ_PROG_LINE_NUM (1 << 5) | |
31 | #define DISPC_IRQ_GFX_FIFO_UNDERFLOW (1 << 6) | |
32 | #define DISPC_IRQ_GFX_END_WIN (1 << 7) | |
33 | #define DISPC_IRQ_PAL_GAMMA_MASK (1 << 8) | |
34 | #define DISPC_IRQ_OCP_ERR (1 << 9) | |
35 | #define DISPC_IRQ_VID1_FIFO_UNDERFLOW (1 << 10) | |
36 | #define DISPC_IRQ_VID1_END_WIN (1 << 11) | |
37 | #define DISPC_IRQ_VID2_FIFO_UNDERFLOW (1 << 12) | |
38 | #define DISPC_IRQ_VID2_END_WIN (1 << 13) | |
39 | #define DISPC_IRQ_SYNC_LOST (1 << 14) | |
40 | #define DISPC_IRQ_SYNC_LOST_DIGIT (1 << 15) | |
41 | #define DISPC_IRQ_WAKEUP (1 << 16) | |
2a205f34 SS |
42 | #define DISPC_IRQ_SYNC_LOST2 (1 << 17) |
43 | #define DISPC_IRQ_VSYNC2 (1 << 18) | |
b8c095b4 AT |
44 | #define DISPC_IRQ_VID3_END_WIN (1 << 19) |
45 | #define DISPC_IRQ_VID3_FIFO_UNDERFLOW (1 << 20) | |
2a205f34 SS |
46 | #define DISPC_IRQ_ACBIAS_COUNT_STAT2 (1 << 21) |
47 | #define DISPC_IRQ_FRAMEDONE2 (1 << 22) | |
7f6f3c4b TV |
48 | #define DISPC_IRQ_FRAMEDONEWB (1 << 23) |
49 | #define DISPC_IRQ_FRAMEDONETV (1 << 24) | |
50 | #define DISPC_IRQ_WBBUFFEROVERFLOW (1 << 25) | |
559d6701 TV |
51 | |
52 | struct omap_dss_device; | |
53 | struct omap_overlay_manager; | |
54 | ||
55 | enum omap_display_type { | |
56 | OMAP_DISPLAY_TYPE_NONE = 0, | |
57 | OMAP_DISPLAY_TYPE_DPI = 1 << 0, | |
58 | OMAP_DISPLAY_TYPE_DBI = 1 << 1, | |
59 | OMAP_DISPLAY_TYPE_SDI = 1 << 2, | |
60 | OMAP_DISPLAY_TYPE_DSI = 1 << 3, | |
61 | OMAP_DISPLAY_TYPE_VENC = 1 << 4, | |
b119601d | 62 | OMAP_DISPLAY_TYPE_HDMI = 1 << 5, |
559d6701 TV |
63 | }; |
64 | ||
65 | enum omap_plane { | |
66 | OMAP_DSS_GFX = 0, | |
67 | OMAP_DSS_VIDEO1 = 1, | |
b8c095b4 AT |
68 | OMAP_DSS_VIDEO2 = 2, |
69 | OMAP_DSS_VIDEO3 = 3, | |
559d6701 TV |
70 | }; |
71 | ||
72 | enum omap_channel { | |
73 | OMAP_DSS_CHANNEL_LCD = 0, | |
74 | OMAP_DSS_CHANNEL_DIGIT = 1, | |
8613b000 | 75 | OMAP_DSS_CHANNEL_LCD2 = 2, |
559d6701 TV |
76 | }; |
77 | ||
78 | enum omap_color_mode { | |
79 | OMAP_DSS_COLOR_CLUT1 = 1 << 0, /* BITMAP 1 */ | |
80 | OMAP_DSS_COLOR_CLUT2 = 1 << 1, /* BITMAP 2 */ | |
81 | OMAP_DSS_COLOR_CLUT4 = 1 << 2, /* BITMAP 4 */ | |
82 | OMAP_DSS_COLOR_CLUT8 = 1 << 3, /* BITMAP 8 */ | |
83 | OMAP_DSS_COLOR_RGB12U = 1 << 4, /* RGB12, 16-bit container */ | |
84 | OMAP_DSS_COLOR_ARGB16 = 1 << 5, /* ARGB16 */ | |
85 | OMAP_DSS_COLOR_RGB16 = 1 << 6, /* RGB16 */ | |
86 | OMAP_DSS_COLOR_RGB24U = 1 << 7, /* RGB24, 32-bit container */ | |
87 | OMAP_DSS_COLOR_RGB24P = 1 << 8, /* RGB24, 24-bit container */ | |
88 | OMAP_DSS_COLOR_YUV2 = 1 << 9, /* YUV2 4:2:2 co-sited */ | |
89 | OMAP_DSS_COLOR_UYVY = 1 << 10, /* UYVY 4:2:2 co-sited */ | |
90 | OMAP_DSS_COLOR_ARGB32 = 1 << 11, /* ARGB32 */ | |
91 | OMAP_DSS_COLOR_RGBA32 = 1 << 12, /* RGBA32 */ | |
92 | OMAP_DSS_COLOR_RGBX32 = 1 << 13, /* RGBx32 */ | |
f20e4220 AJ |
93 | OMAP_DSS_COLOR_NV12 = 1 << 14, /* NV12 format: YUV 4:2:0 */ |
94 | OMAP_DSS_COLOR_RGBA16 = 1 << 15, /* RGBA16 - 4444 */ | |
95 | OMAP_DSS_COLOR_RGBX16 = 1 << 16, /* RGBx16 - 4444 */ | |
96 | OMAP_DSS_COLOR_ARGB16_1555 = 1 << 17, /* ARGB16 - 1555 */ | |
97 | OMAP_DSS_COLOR_XRGB16_1555 = 1 << 18, /* xRGB16 - 1555 */ | |
559d6701 TV |
98 | }; |
99 | ||
100 | enum omap_lcd_display_type { | |
101 | OMAP_DSS_LCD_DISPLAY_STN, | |
102 | OMAP_DSS_LCD_DISPLAY_TFT, | |
103 | }; | |
104 | ||
105 | enum omap_dss_load_mode { | |
106 | OMAP_DSS_LOAD_CLUT_AND_FRAME = 0, | |
107 | OMAP_DSS_LOAD_CLUT_ONLY = 1, | |
108 | OMAP_DSS_LOAD_FRAME_ONLY = 2, | |
109 | OMAP_DSS_LOAD_CLUT_ONCE_FRAME = 3, | |
110 | }; | |
111 | ||
112 | enum omap_dss_trans_key_type { | |
113 | OMAP_DSS_COLOR_KEY_GFX_DST = 0, | |
114 | OMAP_DSS_COLOR_KEY_VID_SRC = 1, | |
115 | }; | |
116 | ||
117 | enum omap_rfbi_te_mode { | |
118 | OMAP_DSS_RFBI_TE_MODE_1 = 1, | |
119 | OMAP_DSS_RFBI_TE_MODE_2 = 2, | |
120 | }; | |
121 | ||
122 | enum omap_panel_config { | |
123 | OMAP_DSS_LCD_IVS = 1<<0, | |
124 | OMAP_DSS_LCD_IHS = 1<<1, | |
125 | OMAP_DSS_LCD_IPC = 1<<2, | |
126 | OMAP_DSS_LCD_IEO = 1<<3, | |
127 | OMAP_DSS_LCD_RF = 1<<4, | |
128 | OMAP_DSS_LCD_ONOFF = 1<<5, | |
129 | ||
130 | OMAP_DSS_LCD_TFT = 1<<20, | |
131 | }; | |
132 | ||
133 | enum omap_dss_venc_type { | |
134 | OMAP_DSS_VENC_TYPE_COMPOSITE, | |
135 | OMAP_DSS_VENC_TYPE_SVIDEO, | |
136 | }; | |
137 | ||
a3b3cc2b AT |
138 | enum omap_dss_dsi_pixel_format { |
139 | OMAP_DSS_DSI_FMT_RGB888, | |
140 | OMAP_DSS_DSI_FMT_RGB666, | |
141 | OMAP_DSS_DSI_FMT_RGB666_PACKED, | |
142 | OMAP_DSS_DSI_FMT_RGB565, | |
143 | }; | |
144 | ||
7e951ee9 AT |
145 | enum omap_dss_dsi_mode { |
146 | OMAP_DSS_DSI_CMD_MODE = 0, | |
147 | OMAP_DSS_DSI_VIDEO_MODE, | |
148 | }; | |
149 | ||
559d6701 TV |
150 | enum omap_display_caps { |
151 | OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE = 1 << 0, | |
152 | OMAP_DSS_DISPLAY_CAP_TEAR_ELIM = 1 << 1, | |
153 | }; | |
154 | ||
559d6701 TV |
155 | enum omap_dss_display_state { |
156 | OMAP_DSS_DISPLAY_DISABLED = 0, | |
157 | OMAP_DSS_DISPLAY_ACTIVE, | |
158 | OMAP_DSS_DISPLAY_SUSPENDED, | |
159 | }; | |
160 | ||
161 | /* XXX perhaps this should be removed */ | |
162 | enum omap_dss_overlay_managers { | |
163 | OMAP_DSS_OVL_MGR_LCD, | |
164 | OMAP_DSS_OVL_MGR_TV, | |
8613b000 | 165 | OMAP_DSS_OVL_MGR_LCD2, |
559d6701 TV |
166 | }; |
167 | ||
168 | enum omap_dss_rotation_type { | |
169 | OMAP_DSS_ROT_DMA = 0, | |
170 | OMAP_DSS_ROT_VRFB = 1, | |
171 | }; | |
172 | ||
173 | /* clockwise rotation angle */ | |
174 | enum omap_dss_rotation_angle { | |
175 | OMAP_DSS_ROT_0 = 0, | |
176 | OMAP_DSS_ROT_90 = 1, | |
177 | OMAP_DSS_ROT_180 = 2, | |
178 | OMAP_DSS_ROT_270 = 3, | |
179 | }; | |
180 | ||
181 | enum omap_overlay_caps { | |
182 | OMAP_DSS_OVL_CAP_SCALE = 1 << 0, | |
f6dc8150 TV |
183 | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA = 1 << 1, |
184 | OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA = 1 << 2, | |
11354dd5 | 185 | OMAP_DSS_OVL_CAP_ZORDER = 1 << 3, |
559d6701 TV |
186 | }; |
187 | ||
188 | enum omap_overlay_manager_caps { | |
4a9e78ab | 189 | OMAP_DSS_DUMMY_VALUE, /* add a dummy value to prevent compiler error */ |
559d6701 TV |
190 | }; |
191 | ||
89a35e51 AT |
192 | enum omap_dss_clk_source { |
193 | OMAP_DSS_CLK_SRC_FCK = 0, /* OMAP2/3: DSS1_ALWON_FCLK | |
194 | * OMAP4: DSS_FCLK */ | |
195 | OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC, /* OMAP3: DSI1_PLL_FCLK | |
196 | * OMAP4: PLL1_CLK1 */ | |
197 | OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI, /* OMAP3: DSI2_PLL_FCLK | |
198 | * OMAP4: PLL1_CLK2 */ | |
5a8b572d AT |
199 | OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC, /* OMAP4: PLL2_CLK1 */ |
200 | OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI, /* OMAP4: PLL2_CLK2 */ | |
89a35e51 AT |
201 | }; |
202 | ||
559d6701 TV |
203 | /* RFBI */ |
204 | ||
205 | struct rfbi_timings { | |
206 | int cs_on_time; | |
207 | int cs_off_time; | |
208 | int we_on_time; | |
209 | int we_off_time; | |
210 | int re_on_time; | |
211 | int re_off_time; | |
212 | int we_cycle_time; | |
213 | int re_cycle_time; | |
214 | int cs_pulse_width; | |
215 | int access_time; | |
216 | ||
217 | int clk_div; | |
218 | ||
219 | u32 tim[5]; /* set by rfbi_convert_timings() */ | |
220 | ||
221 | int converted; | |
222 | }; | |
223 | ||
224 | void omap_rfbi_write_command(const void *buf, u32 len); | |
225 | void omap_rfbi_read_data(void *buf, u32 len); | |
226 | void omap_rfbi_write_data(const void *buf, u32 len); | |
227 | void omap_rfbi_write_pixels(const void __iomem *buf, int scr_width, | |
228 | u16 x, u16 y, | |
229 | u16 w, u16 h); | |
230 | int omap_rfbi_enable_te(bool enable, unsigned line); | |
231 | int omap_rfbi_setup_te(enum omap_rfbi_te_mode mode, | |
232 | unsigned hs_pulse_time, unsigned vs_pulse_time, | |
233 | int hs_pol_inv, int vs_pol_inv, int extif_div); | |
773139f1 TV |
234 | void rfbi_bus_lock(void); |
235 | void rfbi_bus_unlock(void); | |
559d6701 TV |
236 | |
237 | /* DSI */ | |
8af6ff01 AT |
238 | |
239 | struct omap_dss_dsi_videomode_data { | |
240 | /* DSI video mode blanking data */ | |
241 | /* Unit: byte clock cycles */ | |
242 | u16 hsa; | |
243 | u16 hfp; | |
244 | u16 hbp; | |
245 | /* Unit: line clocks */ | |
246 | u16 vsa; | |
247 | u16 vfp; | |
248 | u16 vbp; | |
249 | ||
250 | /* DSI blanking modes */ | |
251 | int blanking_mode; | |
252 | int hsa_blanking_mode; | |
253 | int hbp_blanking_mode; | |
254 | int hfp_blanking_mode; | |
255 | ||
256 | /* Video port sync events */ | |
257 | int vp_de_pol; | |
258 | int vp_hsync_pol; | |
259 | int vp_vsync_pol; | |
260 | bool vp_vsync_end; | |
261 | bool vp_hsync_end; | |
262 | ||
263 | bool ddr_clk_always_on; | |
264 | int window_sync; | |
265 | }; | |
266 | ||
1ffefe75 AT |
267 | void dsi_bus_lock(struct omap_dss_device *dssdev); |
268 | void dsi_bus_unlock(struct omap_dss_device *dssdev); | |
269 | int dsi_vc_dcs_write(struct omap_dss_device *dssdev, int channel, u8 *data, | |
270 | int len); | |
6ff8aa31 AT |
271 | int dsi_vc_generic_write(struct omap_dss_device *dssdev, int channel, u8 *data, |
272 | int len); | |
273 | int dsi_vc_dcs_write_0(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd); | |
274 | int dsi_vc_generic_write_0(struct omap_dss_device *dssdev, int channel); | |
1ffefe75 AT |
275 | int dsi_vc_dcs_write_1(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd, |
276 | u8 param); | |
6ff8aa31 AT |
277 | int dsi_vc_generic_write_1(struct omap_dss_device *dssdev, int channel, |
278 | u8 param); | |
279 | int dsi_vc_generic_write_2(struct omap_dss_device *dssdev, int channel, | |
280 | u8 param1, u8 param2); | |
1ffefe75 AT |
281 | int dsi_vc_dcs_write_nosync(struct omap_dss_device *dssdev, int channel, |
282 | u8 *data, int len); | |
6ff8aa31 AT |
283 | int dsi_vc_generic_write_nosync(struct omap_dss_device *dssdev, int channel, |
284 | u8 *data, int len); | |
1ffefe75 AT |
285 | int dsi_vc_dcs_read(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd, |
286 | u8 *buf, int buflen); | |
b3b89c05 AT |
287 | int dsi_vc_generic_read_0(struct omap_dss_device *dssdev, int channel, u8 *buf, |
288 | int buflen); | |
289 | int dsi_vc_generic_read_1(struct omap_dss_device *dssdev, int channel, u8 param, | |
290 | u8 *buf, int buflen); | |
291 | int dsi_vc_generic_read_2(struct omap_dss_device *dssdev, int channel, | |
292 | u8 param1, u8 param2, u8 *buf, int buflen); | |
1ffefe75 AT |
293 | int dsi_vc_set_max_rx_packet_size(struct omap_dss_device *dssdev, int channel, |
294 | u16 len); | |
295 | int dsi_vc_send_null(struct omap_dss_device *dssdev, int channel); | |
296 | int dsi_vc_send_bta_sync(struct omap_dss_device *dssdev, int channel); | |
9a147a65 TV |
297 | int dsi_enable_video_output(struct omap_dss_device *dssdev, int channel); |
298 | void dsi_disable_video_output(struct omap_dss_device *dssdev, int channel); | |
559d6701 TV |
299 | |
300 | /* Board specific data */ | |
301 | struct omap_dss_board_info { | |
aac927c9 | 302 | int (*get_context_loss_count)(struct device *dev); |
559d6701 TV |
303 | int num_devices; |
304 | struct omap_dss_device **devices; | |
305 | struct omap_dss_device *default_device; | |
5bc416cb TV |
306 | int (*dsi_enable_pads)(int dsi_id, unsigned lane_mask); |
307 | void (*dsi_disable_pads)(int dsi_id, unsigned lane_mask); | |
559d6701 TV |
308 | }; |
309 | ||
b7ee79ab SS |
310 | /* Init with the board info */ |
311 | extern int omap_display_init(struct omap_dss_board_info *board_data); | |
b7ee79ab | 312 | |
cf07f531 SG |
313 | struct omap_display_platform_data { |
314 | struct omap_dss_board_info *board_data; | |
315 | /* TODO: Additional members to be added when PM is considered */ | |
316 | }; | |
317 | ||
559d6701 TV |
318 | struct omap_video_timings { |
319 | /* Unit: pixels */ | |
320 | u16 x_res; | |
321 | /* Unit: pixels */ | |
322 | u16 y_res; | |
323 | /* Unit: KHz */ | |
324 | u32 pixel_clock; | |
325 | /* Unit: pixel clocks */ | |
326 | u16 hsw; /* Horizontal synchronization pulse width */ | |
327 | /* Unit: pixel clocks */ | |
328 | u16 hfp; /* Horizontal front porch */ | |
329 | /* Unit: pixel clocks */ | |
330 | u16 hbp; /* Horizontal back porch */ | |
331 | /* Unit: line clocks */ | |
332 | u16 vsw; /* Vertical synchronization pulse width */ | |
333 | /* Unit: line clocks */ | |
334 | u16 vfp; /* Vertical front porch */ | |
335 | /* Unit: line clocks */ | |
336 | u16 vbp; /* Vertical back porch */ | |
337 | }; | |
338 | ||
339 | #ifdef CONFIG_OMAP2_DSS_VENC | |
340 | /* Hardcoded timings for tv modes. Venc only uses these to | |
341 | * identify the mode, and does not actually use the configs | |
342 | * itself. However, the configs should be something that | |
343 | * a normal monitor can also show */ | |
5a1819e3 TK |
344 | extern const struct omap_video_timings omap_dss_pal_timings; |
345 | extern const struct omap_video_timings omap_dss_ntsc_timings; | |
559d6701 TV |
346 | #endif |
347 | ||
3c07cae2 TV |
348 | struct omap_dss_cpr_coefs { |
349 | s16 rr, rg, rb; | |
350 | s16 gr, gg, gb; | |
351 | s16 br, bg, bb; | |
352 | }; | |
353 | ||
559d6701 | 354 | struct omap_overlay_info { |
559d6701 | 355 | u32 paddr; |
0d66cbb5 | 356 | u32 p_uv_addr; /* for NV12 format */ |
559d6701 TV |
357 | u16 screen_width; |
358 | u16 width; | |
359 | u16 height; | |
360 | enum omap_color_mode color_mode; | |
361 | u8 rotation; | |
362 | enum omap_dss_rotation_type rotation_type; | |
363 | bool mirror; | |
364 | ||
365 | u16 pos_x; | |
366 | u16 pos_y; | |
367 | u16 out_width; /* if 0, out_width == width */ | |
368 | u16 out_height; /* if 0, out_height == height */ | |
369 | u8 global_alpha; | |
fd28a390 | 370 | u8 pre_mult_alpha; |
54128701 | 371 | u8 zorder; |
559d6701 TV |
372 | }; |
373 | ||
374 | struct omap_overlay { | |
375 | struct kobject kobj; | |
376 | struct list_head list; | |
377 | ||
378 | /* static fields */ | |
379 | const char *name; | |
4a9e78ab | 380 | enum omap_plane id; |
559d6701 TV |
381 | enum omap_color_mode supported_modes; |
382 | enum omap_overlay_caps caps; | |
383 | ||
384 | /* dynamic fields */ | |
385 | struct omap_overlay_manager *manager; | |
559d6701 | 386 | |
9d11c321 TV |
387 | /* |
388 | * The following functions do not block: | |
389 | * | |
390 | * is_enabled | |
391 | * set_overlay_info | |
392 | * get_overlay_info | |
393 | * | |
394 | * The rest of the functions may block and cannot be called from | |
395 | * interrupt context | |
396 | */ | |
397 | ||
aaa874a9 TV |
398 | int (*enable)(struct omap_overlay *ovl); |
399 | int (*disable)(struct omap_overlay *ovl); | |
400 | bool (*is_enabled)(struct omap_overlay *ovl); | |
401 | ||
559d6701 TV |
402 | int (*set_manager)(struct omap_overlay *ovl, |
403 | struct omap_overlay_manager *mgr); | |
404 | int (*unset_manager)(struct omap_overlay *ovl); | |
405 | ||
406 | int (*set_overlay_info)(struct omap_overlay *ovl, | |
407 | struct omap_overlay_info *info); | |
408 | void (*get_overlay_info)(struct omap_overlay *ovl, | |
409 | struct omap_overlay_info *info); | |
410 | ||
411 | int (*wait_for_go)(struct omap_overlay *ovl); | |
412 | }; | |
413 | ||
414 | struct omap_overlay_manager_info { | |
415 | u32 default_color; | |
416 | ||
417 | enum omap_dss_trans_key_type trans_key_type; | |
418 | u32 trans_key; | |
419 | bool trans_enabled; | |
420 | ||
11354dd5 | 421 | bool partial_alpha_enabled; |
3c07cae2 TV |
422 | |
423 | bool cpr_enable; | |
424 | struct omap_dss_cpr_coefs cpr_coefs; | |
559d6701 TV |
425 | }; |
426 | ||
427 | struct omap_overlay_manager { | |
428 | struct kobject kobj; | |
559d6701 TV |
429 | |
430 | /* static fields */ | |
431 | const char *name; | |
4a9e78ab | 432 | enum omap_channel id; |
559d6701 | 433 | enum omap_overlay_manager_caps caps; |
07e327c9 | 434 | struct list_head overlays; |
559d6701 TV |
435 | enum omap_display_type supported_displays; |
436 | ||
437 | /* dynamic fields */ | |
438 | struct omap_dss_device *device; | |
559d6701 | 439 | |
9d11c321 TV |
440 | /* |
441 | * The following functions do not block: | |
442 | * | |
443 | * set_manager_info | |
444 | * get_manager_info | |
445 | * apply | |
446 | * | |
447 | * The rest of the functions may block and cannot be called from | |
448 | * interrupt context | |
449 | */ | |
450 | ||
559d6701 TV |
451 | int (*set_device)(struct omap_overlay_manager *mgr, |
452 | struct omap_dss_device *dssdev); | |
453 | int (*unset_device)(struct omap_overlay_manager *mgr); | |
454 | ||
455 | int (*set_manager_info)(struct omap_overlay_manager *mgr, | |
456 | struct omap_overlay_manager_info *info); | |
457 | void (*get_manager_info)(struct omap_overlay_manager *mgr, | |
458 | struct omap_overlay_manager_info *info); | |
459 | ||
460 | int (*apply)(struct omap_overlay_manager *mgr); | |
461 | int (*wait_for_go)(struct omap_overlay_manager *mgr); | |
3f71cbe7 | 462 | int (*wait_for_vsync)(struct omap_overlay_manager *mgr); |
559d6701 TV |
463 | }; |
464 | ||
465 | struct omap_dss_device { | |
466 | struct device dev; | |
467 | ||
468 | enum omap_display_type type; | |
469 | ||
18faa1b6 SS |
470 | enum omap_channel channel; |
471 | ||
559d6701 TV |
472 | union { |
473 | struct { | |
474 | u8 data_lines; | |
475 | } dpi; | |
476 | ||
477 | struct { | |
478 | u8 channel; | |
479 | u8 data_lines; | |
480 | } rfbi; | |
481 | ||
482 | struct { | |
483 | u8 datapairs; | |
484 | } sdi; | |
485 | ||
486 | struct { | |
487 | u8 clk_lane; | |
488 | u8 clk_pol; | |
489 | u8 data1_lane; | |
490 | u8 data1_pol; | |
491 | u8 data2_lane; | |
492 | u8 data2_pol; | |
75d7247c AT |
493 | u8 data3_lane; |
494 | u8 data3_pol; | |
495 | u8 data4_lane; | |
496 | u8 data4_pol; | |
559d6701 | 497 | |
a72b64b9 AT |
498 | int module; |
499 | ||
559d6701 TV |
500 | bool ext_te; |
501 | u8 ext_te_gpio; | |
502 | } dsi; | |
503 | ||
504 | struct { | |
505 | enum omap_dss_venc_type type; | |
506 | bool invert_polarity; | |
507 | } venc; | |
508 | } phy; | |
509 | ||
c6940a3d TV |
510 | struct { |
511 | struct { | |
e8881662 AT |
512 | struct { |
513 | u16 lck_div; | |
514 | u16 pck_div; | |
515 | enum omap_dss_clk_source lcd_clk_src; | |
516 | } channel; | |
517 | ||
518 | enum omap_dss_clk_source dispc_fclk_src; | |
c6940a3d TV |
519 | } dispc; |
520 | ||
521 | struct { | |
c90a78ec | 522 | /* regn is one greater than TRM's REGN value */ |
c6940a3d TV |
523 | u16 regn; |
524 | u16 regm; | |
525 | u16 regm_dispc; | |
526 | u16 regm_dsi; | |
527 | ||
528 | u16 lp_clk_div; | |
e8881662 | 529 | enum omap_dss_clk_source dsi_fclk_src; |
c6940a3d | 530 | } dsi; |
6cb07b25 AT |
531 | |
532 | struct { | |
b44e4582 | 533 | /* regn is one greater than TRM's REGN value */ |
6cb07b25 AT |
534 | u16 regn; |
535 | u16 regm2; | |
536 | } hdmi; | |
c6940a3d TV |
537 | } clocks; |
538 | ||
559d6701 TV |
539 | struct { |
540 | struct omap_video_timings timings; | |
541 | ||
542 | int acbi; /* ac-bias pin transitions per interrupt */ | |
543 | /* Unit: line clocks */ | |
544 | int acb; /* ac-bias pin frequency */ | |
545 | ||
546 | enum omap_panel_config config; | |
7e951ee9 | 547 | |
a3b3cc2b | 548 | enum omap_dss_dsi_pixel_format dsi_pix_fmt; |
7e951ee9 | 549 | enum omap_dss_dsi_mode dsi_mode; |
8af6ff01 | 550 | struct omap_dss_dsi_videomode_data dsi_vm_data; |
559d6701 TV |
551 | } panel; |
552 | ||
553 | struct { | |
554 | u8 pixel_size; | |
555 | struct rfbi_timings rfbi_timings; | |
559d6701 TV |
556 | } ctrl; |
557 | ||
558 | int reset_gpio; | |
559 | ||
560 | int max_backlight_level; | |
561 | ||
562 | const char *name; | |
563 | ||
564 | /* used to match device to driver */ | |
565 | const char *driver_name; | |
566 | ||
567 | void *data; | |
568 | ||
569 | struct omap_dss_driver *driver; | |
570 | ||
571 | /* helper variable for driver suspend/resume */ | |
572 | bool activate_after_resume; | |
573 | ||
574 | enum omap_display_caps caps; | |
575 | ||
576 | struct omap_overlay_manager *manager; | |
577 | ||
578 | enum omap_dss_display_state state; | |
579 | ||
559d6701 TV |
580 | /* platform specific */ |
581 | int (*platform_enable)(struct omap_dss_device *dssdev); | |
582 | void (*platform_disable)(struct omap_dss_device *dssdev); | |
583 | int (*set_backlight)(struct omap_dss_device *dssdev, int level); | |
584 | int (*get_backlight)(struct omap_dss_device *dssdev); | |
585 | }; | |
586 | ||
587 | struct omap_dss_driver { | |
588 | struct device_driver driver; | |
589 | ||
590 | int (*probe)(struct omap_dss_device *); | |
591 | void (*remove)(struct omap_dss_device *); | |
592 | ||
593 | int (*enable)(struct omap_dss_device *display); | |
594 | void (*disable)(struct omap_dss_device *display); | |
595 | int (*suspend)(struct omap_dss_device *display); | |
596 | int (*resume)(struct omap_dss_device *display); | |
597 | int (*run_test)(struct omap_dss_device *display, int test); | |
598 | ||
18946f62 TV |
599 | int (*update)(struct omap_dss_device *dssdev, |
600 | u16 x, u16 y, u16 w, u16 h); | |
601 | int (*sync)(struct omap_dss_device *dssdev); | |
602 | ||
559d6701 | 603 | int (*enable_te)(struct omap_dss_device *dssdev, bool enable); |
225b650d | 604 | int (*get_te)(struct omap_dss_device *dssdev); |
559d6701 TV |
605 | |
606 | u8 (*get_rotate)(struct omap_dss_device *dssdev); | |
607 | int (*set_rotate)(struct omap_dss_device *dssdev, u8 rotate); | |
608 | ||
609 | bool (*get_mirror)(struct omap_dss_device *dssdev); | |
610 | int (*set_mirror)(struct omap_dss_device *dssdev, bool enable); | |
611 | ||
612 | int (*memory_read)(struct omap_dss_device *dssdev, | |
613 | void *buf, size_t size, | |
614 | u16 x, u16 y, u16 w, u16 h); | |
96adcece TV |
615 | |
616 | void (*get_resolution)(struct omap_dss_device *dssdev, | |
617 | u16 *xres, u16 *yres); | |
7a0987bf JN |
618 | void (*get_dimensions)(struct omap_dss_device *dssdev, |
619 | u32 *width, u32 *height); | |
a2699504 | 620 | int (*get_recommended_bpp)(struct omap_dss_device *dssdev); |
36511312 | 621 | |
69b2048f TV |
622 | int (*check_timings)(struct omap_dss_device *dssdev, |
623 | struct omap_video_timings *timings); | |
624 | void (*set_timings)(struct omap_dss_device *dssdev, | |
625 | struct omap_video_timings *timings); | |
626 | void (*get_timings)(struct omap_dss_device *dssdev, | |
627 | struct omap_video_timings *timings); | |
628 | ||
36511312 TV |
629 | int (*set_wss)(struct omap_dss_device *dssdev, u32 wss); |
630 | u32 (*get_wss)(struct omap_dss_device *dssdev); | |
3d5e0ef7 TV |
631 | |
632 | int (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len); | |
df4769c9 | 633 | bool (*detect)(struct omap_dss_device *dssdev); |
559d6701 TV |
634 | }; |
635 | ||
636 | int omap_dss_register_driver(struct omap_dss_driver *); | |
637 | void omap_dss_unregister_driver(struct omap_dss_driver *); | |
638 | ||
559d6701 TV |
639 | void omap_dss_get_device(struct omap_dss_device *dssdev); |
640 | void omap_dss_put_device(struct omap_dss_device *dssdev); | |
641 | #define for_each_dss_dev(d) while ((d = omap_dss_get_next_device(d)) != NULL) | |
642 | struct omap_dss_device *omap_dss_get_next_device(struct omap_dss_device *from); | |
643 | struct omap_dss_device *omap_dss_find_device(void *data, | |
644 | int (*match)(struct omap_dss_device *dssdev, void *data)); | |
645 | ||
646 | int omap_dss_start_device(struct omap_dss_device *dssdev); | |
647 | void omap_dss_stop_device(struct omap_dss_device *dssdev); | |
648 | ||
649 | int omap_dss_get_num_overlay_managers(void); | |
650 | struct omap_overlay_manager *omap_dss_get_overlay_manager(int num); | |
651 | ||
652 | int omap_dss_get_num_overlays(void); | |
653 | struct omap_overlay *omap_dss_get_overlay(int num); | |
654 | ||
96adcece TV |
655 | void omapdss_default_get_resolution(struct omap_dss_device *dssdev, |
656 | u16 *xres, u16 *yres); | |
a2699504 TV |
657 | int omapdss_default_get_recommended_bpp(struct omap_dss_device *dssdev); |
658 | ||
559d6701 TV |
659 | typedef void (*omap_dispc_isr_t) (void *arg, u32 mask); |
660 | int omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask); | |
661 | int omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask); | |
662 | ||
663 | int omap_dispc_wait_for_irq_timeout(u32 irqmask, unsigned long timeout); | |
664 | int omap_dispc_wait_for_irq_interruptible_timeout(u32 irqmask, | |
665 | unsigned long timeout); | |
666 | ||
667 | #define to_dss_driver(x) container_of((x), struct omap_dss_driver, driver) | |
668 | #define to_dss_device(x) container_of((x), struct omap_dss_device, dev) | |
669 | ||
1ffefe75 AT |
670 | void omapdss_dsi_vc_enable_hs(struct omap_dss_device *dssdev, int channel, |
671 | bool enable); | |
225b650d | 672 | int omapdss_dsi_enable_te(struct omap_dss_device *dssdev, bool enable); |
61140c9a | 673 | |
5476e74a | 674 | int omap_dsi_update(struct omap_dss_device *dssdev, int channel, |
18946f62 | 675 | void (*callback)(int, void *), void *data); |
5ee3c144 AT |
676 | int omap_dsi_request_vc(struct omap_dss_device *dssdev, int *channel); |
677 | int omap_dsi_set_vc_id(struct omap_dss_device *dssdev, int channel, int vc_id); | |
678 | void omap_dsi_release_vc(struct omap_dss_device *dssdev, int channel); | |
18946f62 | 679 | |
37ac60e4 | 680 | int omapdss_dsi_display_enable(struct omap_dss_device *dssdev); |
2a89dc15 | 681 | void omapdss_dsi_display_disable(struct omap_dss_device *dssdev, |
22d6d676 | 682 | bool disconnect_lanes, bool enter_ulps); |
37ac60e4 TV |
683 | |
684 | int omapdss_dpi_display_enable(struct omap_dss_device *dssdev); | |
685 | void omapdss_dpi_display_disable(struct omap_dss_device *dssdev); | |
69b2048f TV |
686 | void dpi_set_timings(struct omap_dss_device *dssdev, |
687 | struct omap_video_timings *timings); | |
688 | int dpi_check_timings(struct omap_dss_device *dssdev, | |
689 | struct omap_video_timings *timings); | |
37ac60e4 TV |
690 | |
691 | int omapdss_sdi_display_enable(struct omap_dss_device *dssdev); | |
692 | void omapdss_sdi_display_disable(struct omap_dss_device *dssdev); | |
693 | ||
694 | int omapdss_rfbi_display_enable(struct omap_dss_device *dssdev); | |
695 | void omapdss_rfbi_display_disable(struct omap_dss_device *dssdev); | |
18946f62 TV |
696 | int omap_rfbi_prepare_update(struct omap_dss_device *dssdev, |
697 | u16 *x, u16 *y, u16 *w, u16 *h); | |
698 | int omap_rfbi_update(struct omap_dss_device *dssdev, | |
699 | u16 x, u16 y, u16 w, u16 h, | |
700 | void (*callback)(void *), void *data); | |
1d5952a8 TV |
701 | int omap_rfbi_configure(struct omap_dss_device *dssdev, int pixel_size, |
702 | int data_lines); | |
18946f62 | 703 | |
559d6701 | 704 | #endif |