tty: Fix width of unsigned long bitfield padding
[linux-2.6-block.git] / include / linux / serial_core.h
CommitLineData
1da177e4
LT
1/*
2 * linux/drivers/char/serial_core.h
3 *
4 * Copyright (C) 2000 Deep Blue Solutions Ltd.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20#ifndef LINUX_SERIAL_CORE_H
21#define LINUX_SERIAL_CORE_H
22
1da177e4 23
661f83a6 24#include <linux/compiler.h>
1da177e4
LT
25#include <linux/interrupt.h>
26#include <linux/circ_buf.h>
27#include <linux/spinlock.h>
28#include <linux/sched.h>
29#include <linux/tty.h>
e2862f6a 30#include <linux/mutex.h>
b11115c1 31#include <linux/sysrq.h>
607ca46e 32#include <uapi/linux/serial_core.h>
1da177e4 33
cf0ebee0
SP
34#ifdef CONFIG_SERIAL_CORE_CONSOLE
35#define uart_console(port) \
36 ((port)->cons && (port)->cons->index == (port)->line)
37#else
38#define uart_console(port) (0)
39#endif
40
1da177e4 41struct uart_port;
1da177e4
LT
42struct serial_struct;
43struct device;
44
45/*
e759d7c5
KC
46 * This structure describes all the operations that can be done on the
47 * physical hardware. See Documentation/serial/driver for details.
1da177e4
LT
48 */
49struct uart_ops {
50 unsigned int (*tx_empty)(struct uart_port *);
51 void (*set_mctrl)(struct uart_port *, unsigned int mctrl);
52 unsigned int (*get_mctrl)(struct uart_port *);
b129a8cc
RK
53 void (*stop_tx)(struct uart_port *);
54 void (*start_tx)(struct uart_port *);
9aba8d5b
RK
55 void (*throttle)(struct uart_port *);
56 void (*unthrottle)(struct uart_port *);
1da177e4
LT
57 void (*send_xchar)(struct uart_port *, char ch);
58 void (*stop_rx)(struct uart_port *);
59 void (*enable_ms)(struct uart_port *);
60 void (*break_ctl)(struct uart_port *, int ctl);
61 int (*startup)(struct uart_port *);
62 void (*shutdown)(struct uart_port *);
6bb0e3a5 63 void (*flush_buffer)(struct uart_port *);
606d099c
AC
64 void (*set_termios)(struct uart_port *, struct ktermios *new,
65 struct ktermios *old);
d87d9b7d 66 void (*set_ldisc)(struct uart_port *, int new);
1da177e4
LT
67 void (*pm)(struct uart_port *, unsigned int state,
68 unsigned int oldstate);
1da177e4
LT
69
70 /*
71 * Return a string describing the type of the port
72 */
e759d7c5 73 const char *(*type)(struct uart_port *);
1da177e4
LT
74
75 /*
76 * Release IO and memory resources used by the port.
77 * This includes iounmap if necessary.
78 */
79 void (*release_port)(struct uart_port *);
80
81 /*
82 * Request IO and memory resources used by the port.
83 * This includes iomapping the port if necessary.
84 */
85 int (*request_port)(struct uart_port *);
86 void (*config_port)(struct uart_port *, int);
87 int (*verify_port)(struct uart_port *, struct serial_struct *);
88 int (*ioctl)(struct uart_port *, unsigned int, unsigned long);
f2d937f3 89#ifdef CONFIG_CONSOLE_POLL
c7f3e708 90 int (*poll_init)(struct uart_port *);
e759d7c5 91 void (*poll_put_char)(struct uart_port *, unsigned char);
f2d937f3
JW
92 int (*poll_get_char)(struct uart_port *);
93#endif
1da177e4
LT
94};
95
f5316b4a 96#define NO_POLL_CHAR 0x00ff0000
1da177e4
LT
97#define UART_CONFIG_TYPE (1 << 0)
98#define UART_CONFIG_IRQ (1 << 1)
99
100struct uart_icount {
101 __u32 cts;
102 __u32 dsr;
103 __u32 rng;
104 __u32 dcd;
105 __u32 rx;
106 __u32 tx;
107 __u32 frame;
108 __u32 overrun;
109 __u32 parity;
110 __u32 brk;
111 __u32 buf_overrun;
112};
113
0077d45e 114typedef unsigned int __bitwise__ upf_t;
299245a1 115typedef unsigned int __bitwise__ upstat_t;
0077d45e 116
1da177e4
LT
117struct uart_port {
118 spinlock_t lock; /* port lock */
0c8946d9 119 unsigned long iobase; /* in/out[bwl] */
1da177e4 120 unsigned char __iomem *membase; /* read/write[bwl] */
7d6a07d1
DD
121 unsigned int (*serial_in)(struct uart_port *, int);
122 void (*serial_out)(struct uart_port *, int, int);
235dae5d
PL
123 void (*set_termios)(struct uart_port *,
124 struct ktermios *new,
125 struct ktermios *old);
b99b121b
SAS
126 int (*startup)(struct uart_port *port);
127 void (*shutdown)(struct uart_port *port);
a74036f5 128 int (*handle_irq)(struct uart_port *);
c161afe9
ML
129 void (*pm)(struct uart_port *, unsigned int state,
130 unsigned int old);
bf03f65b 131 void (*handle_break)(struct uart_port *);
1da177e4 132 unsigned int irq; /* irq number */
1c2f0493 133 unsigned long irqflags; /* irq flags */
1da177e4 134 unsigned int uartclk; /* base uart clock */
947deee8 135 unsigned int fifosize; /* tx fifo size */
1da177e4
LT
136 unsigned char x_char; /* xon/xoff char */
137 unsigned char regshift; /* reg offset shift */
138 unsigned char iotype; /* io access style */
947deee8 139 unsigned char unused1;
1da177e4
LT
140
141#define UPIO_PORT (0)
142#define UPIO_HUB6 (1)
143#define UPIO_MEM (2)
144#define UPIO_MEM32 (3)
c420811f 145#define UPIO_AU (4) /* Au1x00 and RT288x type IO */
3be91ec7 146#define UPIO_TSI (5) /* Tsi108/109 type IO */
1da177e4
LT
147
148 unsigned int read_status_mask; /* driver specific */
149 unsigned int ignore_status_mask; /* driver specific */
ebd2c8f6 150 struct uart_state *state; /* pointer to parent state */
1da177e4
LT
151 struct uart_icount icount; /* statistics */
152
153 struct console *cons; /* struct console, if any */
06e82df0 154#if defined(CONFIG_SERIAL_CORE_CONSOLE) || defined(SUPPORT_SYSRQ)
1da177e4
LT
155 unsigned long sysrq; /* sysrq timeout */
156#endif
157
8a949b07 158 /* flags must be updated while holding port mutex */
0077d45e
RK
159 upf_t flags;
160
161#define UPF_FOURPORT ((__force upf_t) (1 << 1))
162#define UPF_SAK ((__force upf_t) (1 << 2))
163#define UPF_SPD_MASK ((__force upf_t) (0x1030))
164#define UPF_SPD_HI ((__force upf_t) (0x0010))
165#define UPF_SPD_VHI ((__force upf_t) (0x0020))
166#define UPF_SPD_CUST ((__force upf_t) (0x0030))
167#define UPF_SPD_SHI ((__force upf_t) (0x1000))
168#define UPF_SPD_WARP ((__force upf_t) (0x1010))
169#define UPF_SKIP_TEST ((__force upf_t) (1 << 6))
170#define UPF_AUTO_IRQ ((__force upf_t) (1 << 7))
171#define UPF_HARDPPS_CD ((__force upf_t) (1 << 11))
172#define UPF_LOW_LATENCY ((__force upf_t) (1 << 13))
173#define UPF_BUGGY_UART ((__force upf_t) (1 << 14))
b6adea33 174#define UPF_NO_TXEN_TEST ((__force upf_t) (1 << 15))
0077d45e 175#define UPF_MAGIC_MULTIPLIER ((__force upf_t) (1 << 16))
dba05832
RK
176/* Port has hardware-assisted h/w flow control (iow, auto-RTS *not* auto-CTS) */
177#define UPF_HARD_FLOW ((__force upf_t) (1 << 21))
2cbacafd
RK
178/* Port has hardware-assisted s/w flow control */
179#define UPF_SOFT_FLOW ((__force upf_t) (1 << 22))
0077d45e
RK
180#define UPF_CONS_FLOW ((__force upf_t) (1 << 23))
181#define UPF_SHARE_IRQ ((__force upf_t) (1 << 24))
06315348 182#define UPF_EXAR_EFR ((__force upf_t) (1 << 25))
bc02d15a 183#define UPF_BUG_THRE ((__force upf_t) (1 << 26))
8e23fcc8
DD
184/* The exact UART type is known and should not be probed. */
185#define UPF_FIXED_TYPE ((__force upf_t) (1 << 27))
0077d45e 186#define UPF_BOOT_AUTOCONF ((__force upf_t) (1 << 28))
abb4a239 187#define UPF_FIXED_PORT ((__force upf_t) (1 << 29))
68ac64cd 188#define UPF_DEAD ((__force upf_t) (1 << 30))
0077d45e
RK
189#define UPF_IOREMAP ((__force upf_t) (1 << 31))
190
191#define UPF_CHANGE_MASK ((__force upf_t) (0x17fff))
192#define UPF_USR_MASK ((__force upf_t) (UPF_SPD_MASK|UPF_LOW_LATENCY))
1da177e4 193
299245a1
PH
194 /* status must be updated while holding port lock */
195 upstat_t status;
196
197#define UPSTAT_CTS_ENABLE ((__force upstat_t) (1 << 0))
198#define UPSTAT_DCD_ENABLE ((__force upstat_t) (1 << 1))
199
d01f4d18 200 int hw_stopped; /* sw-assisted CTS flow state */
1da177e4
LT
201 unsigned int mctrl; /* current modem ctrl settings */
202 unsigned int timeout; /* character-based timeout */
203 unsigned int type; /* port type */
ba899dbc 204 const struct uart_ops *ops;
1da177e4
LT
205 unsigned int custom_divisor;
206 unsigned int line; /* port index */
4f640efb 207 resource_size_t mapbase; /* for ioremap */
1da177e4
LT
208 struct device *dev; /* parent device */
209 unsigned char hub6; /* this should be in the 8250 driver */
b3b708fa 210 unsigned char suspended;
3f960dbb 211 unsigned char irq_wake;
b3b708fa 212 unsigned char unused[2];
266dcff0
GKH
213 struct attribute_group *attr_group; /* port specific attributes */
214 const struct attribute_group **tty_groups; /* all attributes (serial core use only) */
beab697a 215 void *private_data; /* generic platform data pointer */
1da177e4
LT
216};
217
927353a7
PG
218static inline int serial_port_in(struct uart_port *up, int offset)
219{
220 return up->serial_in(up, offset);
221}
222
223static inline void serial_port_out(struct uart_port *up, int offset, int value)
224{
225 up->serial_out(up, offset, value);
226}
227
6f538fe3
LW
228/**
229 * enum uart_pm_state - power states for UARTs
230 * @UART_PM_STATE_ON: UART is powered, up and operational
231 * @UART_PM_STATE_OFF: UART is powered off
232 * @UART_PM_STATE_UNDEFINED: sentinel
233 */
234enum uart_pm_state {
235 UART_PM_STATE_ON = 0,
236 UART_PM_STATE_OFF = 3, /* number taken from ACPI */
237 UART_PM_STATE_UNDEFINED,
238};
239
ebd2c8f6
AC
240/*
241 * This is the state information which is persistent across opens.
ebd2c8f6
AC
242 */
243struct uart_state {
df4f4dd4 244 struct tty_port port;
ebd2c8f6 245
6f538fe3 246 enum uart_pm_state pm_state;
1da177e4 247 struct circ_buf xmit;
1da177e4 248
ebd2c8f6 249 struct uart_port *uart_port;
f751928e
AC
250};
251
252#define UART_XMIT_SIZE PAGE_SIZE
253
254
1da177e4
LT
255/* number of characters left in xmit buffer before we ask for more */
256#define WAKEUP_CHARS 256
257
258struct module;
259struct tty_driver;
260
261struct uart_driver {
262 struct module *owner;
263 const char *driver_name;
264 const char *dev_name;
1da177e4
LT
265 int major;
266 int minor;
267 int nr;
268 struct console *cons;
269
270 /*
271 * these are private; the low level driver should not
272 * touch these; they should be initialised to NULL
273 */
274 struct uart_state *state;
275 struct tty_driver *tty_driver;
276};
277
278void uart_write_wakeup(struct uart_port *port);
279
280/*
281 * Baud rate helpers.
282 */
283void uart_update_timeout(struct uart_port *port, unsigned int cflag,
284 unsigned int baud);
606d099c
AC
285unsigned int uart_get_baud_rate(struct uart_port *port, struct ktermios *termios,
286 struct ktermios *old, unsigned int min,
1da177e4
LT
287 unsigned int max);
288unsigned int uart_get_divisor(struct uart_port *port, unsigned int baud);
289
54381067
AV
290/* Base timer interval for polling */
291static inline int uart_poll_timeout(struct uart_port *port)
292{
293 int timeout = port->timeout;
294
295 return timeout > 6 ? (timeout / 2 - 2) : 1;
296}
297
1da177e4
LT
298/*
299 * Console helpers.
300 */
9aac5887
RH
301struct earlycon_device {
302 struct console *con;
303 struct uart_port port;
304 char options[16]; /* e.g., 115200n8 */
305 unsigned int baud;
306};
307int setup_earlycon(char *buf, const char *match,
308 int (*setup)(struct earlycon_device *, const char *));
309
b0b6abd3
RH
310extern int of_setup_earlycon(unsigned long addr,
311 int (*setup)(struct earlycon_device *, const char *));
312
9aac5887
RH
313#define EARLYCON_DECLARE(name, func) \
314static int __init name ## _setup_earlycon(char *buf) \
315{ \
316 return setup_earlycon(buf, __stringify(name), func); \
317} \
318early_param("earlycon", name ## _setup_earlycon);
319
b0b6abd3
RH
320#define OF_EARLYCON_DECLARE(name, compat, fn) \
321 _OF_DECLARE(earlycon, name, compat, fn, void *)
322
1da177e4
LT
323struct uart_port *uart_get_console(struct uart_port *ports, int nr,
324 struct console *c);
325void uart_parse_options(char *options, int *baud, int *parity, int *bits,
326 int *flow);
327int uart_set_options(struct uart_port *port, struct console *co, int baud,
328 int parity, int bits, int flow);
329struct tty_driver *uart_console_device(struct console *co, int *index);
d358788f
RK
330void uart_console_write(struct uart_port *port, const char *s,
331 unsigned int count,
332 void (*putchar)(struct uart_port *, int));
1da177e4
LT
333
334/*
335 * Port/driver registration/removal
336 */
337int uart_register_driver(struct uart_driver *uart);
338void uart_unregister_driver(struct uart_driver *uart);
1da177e4
LT
339int uart_add_one_port(struct uart_driver *reg, struct uart_port *port);
340int uart_remove_one_port(struct uart_driver *reg, struct uart_port *port);
341int uart_match_port(struct uart_port *port1, struct uart_port *port2);
342
343/*
344 * Power Management
345 */
346int uart_suspend_port(struct uart_driver *reg, struct uart_port *port);
347int uart_resume_port(struct uart_driver *reg, struct uart_port *port);
348
349#define uart_circ_empty(circ) ((circ)->head == (circ)->tail)
350#define uart_circ_clear(circ) ((circ)->head = (circ)->tail = 0)
351
352#define uart_circ_chars_pending(circ) \
353 (CIRC_CNT((circ)->head, (circ)->tail, UART_XMIT_SIZE))
354
355#define uart_circ_chars_free(circ) \
356 (CIRC_SPACE((circ)->head, (circ)->tail, UART_XMIT_SIZE))
357
f751928e
AC
358static inline int uart_tx_stopped(struct uart_port *port)
359{
ebd2c8f6 360 struct tty_struct *tty = port->state->port.tty;
d01f4d18 361 if (tty->stopped || port->hw_stopped)
f751928e
AC
362 return 1;
363 return 0;
364}
1da177e4 365
299245a1
PH
366static inline bool uart_cts_enabled(struct uart_port *uport)
367{
368 return uport->status & UPSTAT_CTS_ENABLE;
369}
370
1da177e4
LT
371/*
372 * The following are helper functions for the low level drivers.
373 */
027d7dac
JS
374
375extern void uart_handle_dcd_change(struct uart_port *uport,
376 unsigned int status);
377extern void uart_handle_cts_change(struct uart_port *uport,
378 unsigned int status);
379
380extern void uart_insert_char(struct uart_port *port, unsigned int status,
381 unsigned int overrun, unsigned int ch, unsigned int flag);
382
383#ifdef SUPPORT_SYSRQ
1da177e4 384static inline int
7d12e780 385uart_handle_sysrq_char(struct uart_port *port, unsigned int ch)
1da177e4
LT
386{
387 if (port->sysrq) {
388 if (ch && time_before(jiffies, port->sysrq)) {
f335397d 389 handle_sysrq(ch);
1da177e4
LT
390 port->sysrq = 0;
391 return 1;
392 }
393 port->sysrq = 0;
394 }
395 return 0;
396}
027d7dac
JS
397#else
398#define uart_handle_sysrq_char(port,ch) ({ (void)port; 0; })
4e149184 399#endif
1da177e4
LT
400
401/*
402 * We do the SysRQ and SAK checking like this...
403 */
404static inline int uart_handle_break(struct uart_port *port)
405{
ebd2c8f6 406 struct uart_state *state = port->state;
bf03f65b
DW
407
408 if (port->handle_break)
409 port->handle_break(port);
410
1da177e4
LT
411#ifdef SUPPORT_SYSRQ
412 if (port->cons && port->cons->index == port->line) {
413 if (!port->sysrq) {
414 port->sysrq = jiffies + HZ*5;
415 return 1;
416 }
417 port->sysrq = 0;
418 }
419#endif
27ae7a74 420 if (port->flags & UPF_SAK)
ebd2c8f6 421 do_SAK(state->port.tty);
1da177e4
LT
422 return 0;
423}
424
1da177e4
LT
425/*
426 * UART_ENABLE_MS - determine if port should enable modem status irqs
427 */
428#define UART_ENABLE_MS(port,cflag) ((port)->flags & UPF_HARDPPS_CD || \
429 (cflag) & CRTSCTS || \
430 !((cflag) & CLOCAL))
431
1da177e4 432#endif /* LINUX_SERIAL_CORE_H */