Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dtor/input
[linux-2.6-block.git] / include / linux / regmap.h
CommitLineData
b83a313b
MB
1#ifndef __LINUX_REGMAP_H
2#define __LINUX_REGMAP_H
3
4/*
5 * Register map access API
6 *
7 * Copyright 2011 Wolfson Microelectronics plc
8 *
9 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
b83a313b 16#include <linux/list.h>
6863ca62 17#include <linux/rbtree.h>
b83a313b 18
de477254 19struct module;
313162d0 20struct device;
9943fa30 21struct i2c_client;
90f790d2 22struct irq_domain;
a676f083 23struct spi_device;
b83d2ff0 24struct regmap;
6863ca62 25struct regmap_range_cfg;
9943fa30 26
9fabe24e
DP
27/* An enum of all the supported cache types */
28enum regcache_type {
29 REGCACHE_NONE,
28644c80 30 REGCACHE_RBTREE,
50b776fc 31 REGCACHE_COMPRESSED
9fabe24e
DP
32};
33
bd20eb54
MB
34/**
35 * Default value for a register. We use an array of structs rather
36 * than a simple array as many modern devices have very sparse
37 * register maps.
38 *
39 * @reg: Register address.
40 * @def: Register default value.
41 */
42struct reg_default {
43 unsigned int reg;
44 unsigned int def;
45};
46
b83d2ff0
MB
47#ifdef CONFIG_REGMAP
48
141eba2e
SW
49enum regmap_endian {
50 /* Unspecified -> 0 -> Backwards compatible default */
51 REGMAP_ENDIAN_DEFAULT = 0,
52 REGMAP_ENDIAN_BIG,
53 REGMAP_ENDIAN_LITTLE,
54 REGMAP_ENDIAN_NATIVE,
55};
56
76aad392
DC
57/**
58 * A register range, used for access related checks
59 * (readable/writeable/volatile/precious checks)
60 *
61 * @range_min: address of first register
62 * @range_max: address of last register
63 */
64struct regmap_range {
65 unsigned int range_min;
66 unsigned int range_max;
67};
68
69/*
70 * A table of ranges including some yes ranges and some no ranges.
71 * If a register belongs to a no_range, the corresponding check function
72 * will return false. If a register belongs to a yes range, the corresponding
73 * check function will return true. "no_ranges" are searched first.
74 *
75 * @yes_ranges : pointer to an array of regmap ranges used as "yes ranges"
76 * @n_yes_ranges: size of the above array
77 * @no_ranges: pointer to an array of regmap ranges used as "no ranges"
78 * @n_no_ranges: size of the above array
79 */
80struct regmap_access_table {
81 const struct regmap_range *yes_ranges;
82 unsigned int n_yes_ranges;
83 const struct regmap_range *no_ranges;
84 unsigned int n_no_ranges;
85};
86
0d4529c5
DC
87typedef void (*regmap_lock)(void *);
88typedef void (*regmap_unlock)(void *);
89
dd898b20
MB
90/**
91 * Configuration for the register map of a device.
92 *
d3c242e1
SW
93 * @name: Optional name of the regmap. Useful when a device has multiple
94 * register regions.
95 *
dd898b20 96 * @reg_bits: Number of bits in a register address, mandatory.
f01ee60f
SW
97 * @reg_stride: The register address stride. Valid register addresses are a
98 * multiple of this value. If set to 0, a value of 1 will be
99 * used.
82159ba8 100 * @pad_bits: Number of bits of padding between register and value.
dd898b20 101 * @val_bits: Number of bits in a register value, mandatory.
2e2ae66d 102 *
3566cc9d 103 * @writeable_reg: Optional callback returning true if the register
76aad392
DC
104 * can be written to. If this field is NULL but wr_table
105 * (see below) is not, the check is performed on such table
106 * (a register is writeable if it belongs to one of the ranges
107 * specified by wr_table).
3566cc9d 108 * @readable_reg: Optional callback returning true if the register
76aad392
DC
109 * can be read from. If this field is NULL but rd_table
110 * (see below) is not, the check is performed on such table
111 * (a register is readable if it belongs to one of the ranges
112 * specified by rd_table).
3566cc9d 113 * @volatile_reg: Optional callback returning true if the register
76aad392
DC
114 * value can't be cached. If this field is NULL but
115 * volatile_table (see below) is not, the check is performed on
116 * such table (a register is volatile if it belongs to one of
117 * the ranges specified by volatile_table).
3566cc9d 118 * @precious_reg: Optional callback returning true if the rgister
76aad392
DC
119 * should not be read outside of a call from the driver
120 * (eg, a clear on read interrupt status register). If this
121 * field is NULL but precious_table (see below) is not, the
122 * check is performed on such table (a register is precious if
123 * it belongs to one of the ranges specified by precious_table).
124 * @lock: Optional lock callback (overrides regmap's default lock
125 * function, based on spinlock or mutex).
126 * @unlock: As above for unlocking.
127 * @lock_arg: this field is passed as the only argument of lock/unlock
128 * functions (ignored in case regular lock/unlock functions
129 * are not overridden).
bd20eb54
MB
130 *
131 * @max_register: Optional, specifies the maximum valid register index.
76aad392
DC
132 * @wr_table: Optional, points to a struct regmap_access_table specifying
133 * valid ranges for write access.
134 * @rd_table: As above, for read access.
135 * @volatile_table: As above, for volatile registers.
136 * @precious_table: As above, for precious registers.
bd20eb54
MB
137 * @reg_defaults: Power on reset values for registers (for use with
138 * register cache support).
139 * @num_reg_defaults: Number of elements in reg_defaults.
6f306441
LPC
140 *
141 * @read_flag_mask: Mask to be set in the top byte of the register when doing
142 * a read.
143 * @write_flag_mask: Mask to be set in the top byte of the register when doing
144 * a write. If both read_flag_mask and write_flag_mask are
145 * empty the regmap_bus default masks are used.
2e33caf1
AJ
146 * @use_single_rw: If set, converts the bulk read and write operations into
147 * a series of single read and write operations. This is useful
148 * for device that does not support bulk read and write.
9fabe24e
DP
149 *
150 * @cache_type: The actual cache type.
151 * @reg_defaults_raw: Power on reset values for registers (for use with
152 * register cache support).
153 * @num_reg_defaults_raw: Number of elements in reg_defaults_raw.
141eba2e
SW
154 * @reg_format_endian: Endianness for formatted register addresses. If this is
155 * DEFAULT, the @reg_format_endian_default value from the
156 * regmap bus is used.
157 * @val_format_endian: Endianness for formatted register values. If this is
158 * DEFAULT, the @reg_format_endian_default value from the
159 * regmap bus is used.
6863ca62
KG
160 *
161 * @ranges: Array of configuration entries for virtual address ranges.
162 * @num_ranges: Number of range configuration entries.
dd898b20 163 */
b83a313b 164struct regmap_config {
d3c242e1
SW
165 const char *name;
166
b83a313b 167 int reg_bits;
f01ee60f 168 int reg_stride;
82159ba8 169 int pad_bits;
b83a313b 170 int val_bits;
2e2ae66d 171
2e2ae66d
MB
172 bool (*writeable_reg)(struct device *dev, unsigned int reg);
173 bool (*readable_reg)(struct device *dev, unsigned int reg);
174 bool (*volatile_reg)(struct device *dev, unsigned int reg);
18694886 175 bool (*precious_reg)(struct device *dev, unsigned int reg);
0d4529c5
DC
176 regmap_lock lock;
177 regmap_unlock unlock;
178 void *lock_arg;
bd20eb54
MB
179
180 unsigned int max_register;
76aad392
DC
181 const struct regmap_access_table *wr_table;
182 const struct regmap_access_table *rd_table;
183 const struct regmap_access_table *volatile_table;
184 const struct regmap_access_table *precious_table;
720e4616 185 const struct reg_default *reg_defaults;
9fabe24e
DP
186 unsigned int num_reg_defaults;
187 enum regcache_type cache_type;
188 const void *reg_defaults_raw;
189 unsigned int num_reg_defaults_raw;
6f306441
LPC
190
191 u8 read_flag_mask;
192 u8 write_flag_mask;
2e33caf1
AJ
193
194 bool use_single_rw;
141eba2e
SW
195
196 enum regmap_endian reg_format_endian;
197 enum regmap_endian val_format_endian;
38e23194 198
6863ca62 199 const struct regmap_range_cfg *ranges;
e3549cd0 200 unsigned int num_ranges;
6863ca62
KG
201};
202
203/**
204 * Configuration for indirectly accessed or paged registers.
205 * Registers, mapped to this virtual range, are accessed in two steps:
206 * 1. page selector register update;
207 * 2. access through data window registers.
208 *
d058bb49
MB
209 * @name: Descriptive name for diagnostics
210 *
6863ca62
KG
211 * @range_min: Address of the lowest register address in virtual range.
212 * @range_max: Address of the highest register in virtual range.
213 *
214 * @page_sel_reg: Register with selector field.
215 * @page_sel_mask: Bit shift for selector value.
216 * @page_sel_shift: Bit mask for selector value.
217 *
218 * @window_start: Address of first (lowest) register in data window.
219 * @window_len: Number of registers in data window.
220 */
221struct regmap_range_cfg {
d058bb49
MB
222 const char *name;
223
6863ca62
KG
224 /* Registers of virtual address range */
225 unsigned int range_min;
226 unsigned int range_max;
227
228 /* Page selector for indirect addressing */
229 unsigned int selector_reg;
230 unsigned int selector_mask;
231 int selector_shift;
232
233 /* Data window (per each page) */
234 unsigned int window_start;
235 unsigned int window_len;
b83a313b
MB
236};
237
0135bbcc 238typedef int (*regmap_hw_write)(void *context, const void *data,
b83a313b 239 size_t count);
0135bbcc 240typedef int (*regmap_hw_gather_write)(void *context,
b83a313b
MB
241 const void *reg, size_t reg_len,
242 const void *val, size_t val_len);
0135bbcc 243typedef int (*regmap_hw_read)(void *context,
b83a313b
MB
244 const void *reg_buf, size_t reg_size,
245 void *val_buf, size_t val_size);
0135bbcc 246typedef void (*regmap_hw_free_context)(void *context);
b83a313b
MB
247
248/**
249 * Description of a hardware bus for the register map infrastructure.
250 *
bacdbe07 251 * @fast_io: Register IO is fast. Use a spinlock instead of a mutex
0d4529c5
DC
252 * to perform locking. This field is ignored if custom lock/unlock
253 * functions are used (see fields lock/unlock of
254 * struct regmap_config).
b83a313b
MB
255 * @write: Write operation.
256 * @gather_write: Write operation with split register/value, return -ENOTSUPP
257 * if not implemented on a given device.
258 * @read: Read operation. Data is returned in the buffer used to transmit
259 * data.
b83a313b
MB
260 * @read_flag_mask: Mask to be set in the top byte of the register when doing
261 * a read.
141eba2e
SW
262 * @reg_format_endian_default: Default endianness for formatted register
263 * addresses. Used when the regmap_config specifies DEFAULT. If this is
264 * DEFAULT, BIG is assumed.
265 * @val_format_endian_default: Default endianness for formatted register
266 * values. Used when the regmap_config specifies DEFAULT. If this is
267 * DEFAULT, BIG is assumed.
b83a313b
MB
268 */
269struct regmap_bus {
bacdbe07 270 bool fast_io;
b83a313b
MB
271 regmap_hw_write write;
272 regmap_hw_gather_write gather_write;
273 regmap_hw_read read;
0135bbcc 274 regmap_hw_free_context free_context;
b83a313b 275 u8 read_flag_mask;
141eba2e
SW
276 enum regmap_endian reg_format_endian_default;
277 enum regmap_endian val_format_endian_default;
b83a313b
MB
278};
279
280struct regmap *regmap_init(struct device *dev,
281 const struct regmap_bus *bus,
0135bbcc 282 void *bus_context,
b83a313b 283 const struct regmap_config *config);
9943fa30
MB
284struct regmap *regmap_init_i2c(struct i2c_client *i2c,
285 const struct regmap_config *config);
a676f083
MB
286struct regmap *regmap_init_spi(struct spi_device *dev,
287 const struct regmap_config *config);
45f5ff81
SW
288struct regmap *regmap_init_mmio(struct device *dev,
289 void __iomem *regs,
290 const struct regmap_config *config);
a676f083 291
c0eb4676
MB
292struct regmap *devm_regmap_init(struct device *dev,
293 const struct regmap_bus *bus,
0135bbcc 294 void *bus_context,
c0eb4676
MB
295 const struct regmap_config *config);
296struct regmap *devm_regmap_init_i2c(struct i2c_client *i2c,
297 const struct regmap_config *config);
298struct regmap *devm_regmap_init_spi(struct spi_device *dev,
299 const struct regmap_config *config);
45f5ff81
SW
300struct regmap *devm_regmap_init_mmio(struct device *dev,
301 void __iomem *regs,
302 const struct regmap_config *config);
c0eb4676 303
b83a313b 304void regmap_exit(struct regmap *map);
bf315173
MB
305int regmap_reinit_cache(struct regmap *map,
306 const struct regmap_config *config);
72b39f6f 307struct regmap *dev_get_regmap(struct device *dev, const char *name);
b83a313b
MB
308int regmap_write(struct regmap *map, unsigned int reg, unsigned int val);
309int regmap_raw_write(struct regmap *map, unsigned int reg,
310 const void *val, size_t val_len);
8eaeb219
LD
311int regmap_bulk_write(struct regmap *map, unsigned int reg, const void *val,
312 size_t val_count);
b83a313b
MB
313int regmap_read(struct regmap *map, unsigned int reg, unsigned int *val);
314int regmap_raw_read(struct regmap *map, unsigned int reg,
315 void *val, size_t val_len);
316int regmap_bulk_read(struct regmap *map, unsigned int reg, void *val,
317 size_t val_count);
318int regmap_update_bits(struct regmap *map, unsigned int reg,
319 unsigned int mask, unsigned int val);
018690d3
MB
320int regmap_update_bits_check(struct regmap *map, unsigned int reg,
321 unsigned int mask, unsigned int val,
322 bool *change);
a6539c32 323int regmap_get_val_bytes(struct regmap *map);
b83a313b 324
39a58439 325int regcache_sync(struct regmap *map);
4d4cfd16
MB
326int regcache_sync_region(struct regmap *map, unsigned int min,
327 unsigned int max);
92afb286 328void regcache_cache_only(struct regmap *map, bool enable);
6eb0f5e0 329void regcache_cache_bypass(struct regmap *map, bool enable);
8ae0d7e8 330void regcache_mark_dirty(struct regmap *map);
92afb286 331
22f0d90a
MB
332int regmap_register_patch(struct regmap *map, const struct reg_default *regs,
333 int num_regs);
334
76aad392
DC
335static inline bool regmap_reg_in_range(unsigned int reg,
336 const struct regmap_range *range)
337{
338 return reg >= range->range_min && reg <= range->range_max;
339}
340
341bool regmap_reg_in_ranges(unsigned int reg,
342 const struct regmap_range *ranges,
343 unsigned int nranges);
344
f8beab2b
MB
345/**
346 * Description of an IRQ for the generic regmap irq_chip.
347 *
348 * @reg_offset: Offset of the status/mask register within the bank
349 * @mask: Mask used to flag/control the register.
350 */
351struct regmap_irq {
352 unsigned int reg_offset;
353 unsigned int mask;
354};
355
356/**
357 * Description of a generic regmap irq_chip. This is not intended to
358 * handle every possible interrupt controller, but it should handle a
359 * substantial proportion of those that are found in the wild.
360 *
361 * @name: Descriptive name for IRQ controller.
362 *
363 * @status_base: Base status register address.
364 * @mask_base: Base mask register address.
365 * @ack_base: Base ack address. If zero then the chip is clear on read.
a43fd50d 366 * @wake_base: Base address for wake enables. If zero unsupported.
022f926a 367 * @irq_reg_stride: Stride to use for chips where registers are not contiguous.
0c00c50b 368 * @runtime_pm: Hold a runtime PM lock on the device when accessing it.
f8beab2b
MB
369 *
370 * @num_regs: Number of registers in each control bank.
371 * @irqs: Descriptors for individual IRQs. Interrupt numbers are
372 * assigned based on the index in the array of the interrupt.
373 * @num_irqs: Number of descriptors.
374 */
375struct regmap_irq_chip {
376 const char *name;
377
378 unsigned int status_base;
379 unsigned int mask_base;
380 unsigned int ack_base;
a43fd50d 381 unsigned int wake_base;
022f926a 382 unsigned int irq_reg_stride;
36ac914b 383 unsigned int mask_invert;
0c00c50b 384 bool runtime_pm;
f8beab2b
MB
385
386 int num_regs;
387
388 const struct regmap_irq *irqs;
389 int num_irqs;
390};
391
392struct regmap_irq_chip_data;
393
394int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
b026ddbb 395 int irq_base, const struct regmap_irq_chip *chip,
f8beab2b
MB
396 struct regmap_irq_chip_data **data);
397void regmap_del_irq_chip(int irq, struct regmap_irq_chip_data *data);
209a6006 398int regmap_irq_chip_get_base(struct regmap_irq_chip_data *data);
4af8be67 399int regmap_irq_get_virq(struct regmap_irq_chip_data *data, int irq);
90f790d2 400struct irq_domain *regmap_irq_get_domain(struct regmap_irq_chip_data *data);
92afb286 401
9cde5fcd
MB
402#else
403
404/*
405 * These stubs should only ever be called by generic code which has
406 * regmap based facilities, if they ever get called at runtime
407 * something is going wrong and something probably needs to select
408 * REGMAP.
409 */
410
411static inline int regmap_write(struct regmap *map, unsigned int reg,
412 unsigned int val)
413{
414 WARN_ONCE(1, "regmap API is disabled");
415 return -EINVAL;
416}
417
418static inline int regmap_raw_write(struct regmap *map, unsigned int reg,
419 const void *val, size_t val_len)
420{
421 WARN_ONCE(1, "regmap API is disabled");
422 return -EINVAL;
423}
424
425static inline int regmap_bulk_write(struct regmap *map, unsigned int reg,
426 const void *val, size_t val_count)
427{
428 WARN_ONCE(1, "regmap API is disabled");
429 return -EINVAL;
430}
431
432static inline int regmap_read(struct regmap *map, unsigned int reg,
433 unsigned int *val)
434{
435 WARN_ONCE(1, "regmap API is disabled");
436 return -EINVAL;
437}
438
439static inline int regmap_raw_read(struct regmap *map, unsigned int reg,
440 void *val, size_t val_len)
441{
442 WARN_ONCE(1, "regmap API is disabled");
443 return -EINVAL;
444}
445
446static inline int regmap_bulk_read(struct regmap *map, unsigned int reg,
447 void *val, size_t val_count)
448{
449 WARN_ONCE(1, "regmap API is disabled");
450 return -EINVAL;
451}
452
453static inline int regmap_update_bits(struct regmap *map, unsigned int reg,
454 unsigned int mask, unsigned int val)
455{
456 WARN_ONCE(1, "regmap API is disabled");
457 return -EINVAL;
458}
459
460static inline int regmap_update_bits_check(struct regmap *map,
461 unsigned int reg,
462 unsigned int mask, unsigned int val,
463 bool *change)
464{
465 WARN_ONCE(1, "regmap API is disabled");
466 return -EINVAL;
467}
468
469static inline int regmap_get_val_bytes(struct regmap *map)
470{
471 WARN_ONCE(1, "regmap API is disabled");
472 return -EINVAL;
473}
474
475static inline int regcache_sync(struct regmap *map)
476{
477 WARN_ONCE(1, "regmap API is disabled");
478 return -EINVAL;
479}
480
a313f9f5
MB
481static inline int regcache_sync_region(struct regmap *map, unsigned int min,
482 unsigned int max)
483{
484 WARN_ONCE(1, "regmap API is disabled");
485 return -EINVAL;
486}
487
9cde5fcd
MB
488static inline void regcache_cache_only(struct regmap *map, bool enable)
489{
490 WARN_ONCE(1, "regmap API is disabled");
491}
492
493static inline void regcache_cache_bypass(struct regmap *map, bool enable)
494{
495 WARN_ONCE(1, "regmap API is disabled");
496}
497
498static inline void regcache_mark_dirty(struct regmap *map)
499{
500 WARN_ONCE(1, "regmap API is disabled");
501}
502
503static inline int regmap_register_patch(struct regmap *map,
504 const struct reg_default *regs,
505 int num_regs)
506{
507 WARN_ONCE(1, "regmap API is disabled");
508 return -EINVAL;
509}
510
72b39f6f
MB
511static inline struct regmap *dev_get_regmap(struct device *dev,
512 const char *name)
513{
72b39f6f
MB
514 return NULL;
515}
516
9cde5fcd
MB
517#endif
518
b83a313b 519#endif