projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net/mlx5: Split FDB fast path prio to multiple namespaces
[linux-2.6-block.git] / include / linux / qcom_scm.h
CommitLineData
cc53aabc 1/* Copyright (c) 2010-2015, 2018, The Linux Foundation. All rights reserved.
2ce76a6a 2 * Copyright (C) 2015 Linaro Ltd.
2a1eb58a 3 *
3162aa2f
DB		 4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
2a1eb58a 7 *
3162aa2f
DB		 8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
2a1eb58a 12 */
4de43476
KG		 13#ifndef __QCOM_SCM_H
14#define __QCOM_SCM_H
2a1eb58a 15
29ff62f7
JC		 16#include <linux/types.h>
17#include <linux/cpumask.h>
18
e1279912
SV		 19#define QCOM_SCM_VERSION(major, minor) (((major) << 16) | ((minor) & 0xFF))
20#define QCOM_SCM_CPU_PWR_DOWN_L2_ON 0x0
21#define QCOM_SCM_CPU_PWR_DOWN_L2_OFF 0x1
9626b699 22#define QCOM_SCM_HDCP_MAX_REQ_CNT 5
23
24struct qcom_scm_hdcp_req {
25 u32 addr;
26 u32 val;
27};
28
d82bd359
AKD		 29struct qcom_scm_vmperm {
30 int vmid;
31 int perm;
32};
33
34#define QCOM_SCM_VMID_HLOS 0x3
35#define QCOM_SCM_VMID_MSS_MSA 0xF
cc53aabc
GS		 36#define QCOM_SCM_VMID_WLAN 0x18
37#define QCOM_SCM_VMID_WLAN_CE 0x19
d82bd359
AKD		 38#define QCOM_SCM_PERM_READ 0x4
39#define QCOM_SCM_PERM_WRITE 0x2
40#define QCOM_SCM_PERM_EXEC 0x1
41#define QCOM_SCM_PERM_RW (QCOM_SCM_PERM_READ | QCOM_SCM_PERM_WRITE)
42#define QCOM_SCM_PERM_RWX (QCOM_SCM_PERM_RW | QCOM_SCM_PERM_EXEC)
43
e1279912
SV		 44#if IS_ENABLED(CONFIG_QCOM_SCM)
45extern int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus);
46extern int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus);
2d3c277c 47extern bool qcom_scm_is_available(void);
9626b699 48extern bool qcom_scm_hdcp_available(void);
49extern int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt,
e1279912 50 u32 *resp);
f01e90fe
BA		 51extern bool qcom_scm_pas_supported(u32 peripheral);
52extern int qcom_scm_pas_init_image(u32 peripheral, const void *metadata,
e1279912 53 size_t size);
f01e90fe 54extern int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr,
e1279912 55 phys_addr_t size);
f01e90fe
BA		 56extern int qcom_scm_pas_auth_and_reset(u32 peripheral);
57extern int qcom_scm_pas_shutdown(u32 peripheral);
d82bd359
AKD		 58extern int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz,
59 unsigned int *src, struct qcom_scm_vmperm *newvm,
60 int dest_cnt);
767b0235 61extern void qcom_scm_cpu_power_down(u32 flags);
4de43476 62extern u32 qcom_scm_get_version(void);
a811b420 63extern int qcom_scm_set_remote_state(u32 state, u32 id);
a2c680c6 64extern int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare);
b182cc4d
SV		 65extern int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size);
66extern int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare);
4e659dbe
BA		 67extern int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val);
68extern int qcom_scm_io_writel(phys_addr_t addr, unsigned int val);
e1279912
SV		 69#else
70static inline
71int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus)
72{
73 return -ENODEV;
74}
75static inline
76int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus)
77{
78 return -ENODEV;
79}
80static inline bool qcom_scm_is_available(void) { return false; }
81static inline bool qcom_scm_hdcp_available(void) { return false; }
82static inline int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt,
83 u32 *resp) { return -ENODEV; }
84static inline bool qcom_scm_pas_supported(u32 peripheral) { return false; }
85static inline int qcom_scm_pas_init_image(u32 peripheral, const void *metadata,
86 size_t size) { return -ENODEV; }
87static inline int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr,
88 phys_addr_t size) { return -ENODEV; }
89static inline int
90qcom_scm_pas_auth_and_reset(u32 peripheral) { return -ENODEV; }
91static inline int qcom_scm_pas_shutdown(u32 peripheral) { return -ENODEV; }
a0b1561f
NC		 92static inline int qcom_scm_assign_mem(phys_addr_t mem_addr, size_t mem_sz,
93 unsigned int *src,
94 struct qcom_scm_vmperm *newvm,
95 int dest_cnt) { return -ENODEV; }
e1279912
SV		 96static inline void qcom_scm_cpu_power_down(u32 flags) {}
97static inline u32 qcom_scm_get_version(void) { return 0; }
a811b420
AG		 98static inline u32
99qcom_scm_set_remote_state(u32 state,u32 id) { return -ENODEV; }
a2c680c6 100static inline int qcom_scm_restore_sec_cfg(u32 device_id, u32 spare) { return -ENODEV; }
b182cc4d
SV		 101static inline int qcom_scm_iommu_secure_ptbl_size(u32 spare, size_t *size) { return -ENODEV; }
102static inline int qcom_scm_iommu_secure_ptbl_init(u64 addr, u32 size, u32 spare) { return -ENODEV; }
4e659dbe
BA		 103static inline int qcom_scm_io_readl(phys_addr_t addr, unsigned int *val) { return -ENODEV; }
104static inline int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) { return -ENODEV; }
e1279912 105#endif
2a1eb58a 106#endif
Linux 6.x block layer and io_uring tree(s)