Commit | Line | Data |
---|---|---|
0793a61d | 1 | /* |
57c0c15b | 2 | * Performance events: |
0793a61d | 3 | * |
a308444c | 4 | * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de> |
e7e7ee2e IM |
5 | * Copyright (C) 2008-2011, Red Hat, Inc., Ingo Molnar |
6 | * Copyright (C) 2008-2011, Red Hat, Inc., Peter Zijlstra | |
0793a61d | 7 | * |
57c0c15b | 8 | * Data type definitions, declarations, prototypes. |
0793a61d | 9 | * |
a308444c | 10 | * Started by: Thomas Gleixner and Ingo Molnar |
0793a61d | 11 | * |
57c0c15b | 12 | * For licencing details see kernel-base/COPYING |
0793a61d | 13 | */ |
cdd6c482 IM |
14 | #ifndef _LINUX_PERF_EVENT_H |
15 | #define _LINUX_PERF_EVENT_H | |
0793a61d | 16 | |
607ca46e | 17 | #include <uapi/linux/perf_event.h> |
c895f6f7 | 18 | #include <uapi/linux/bpf_perf_event.h> |
0793a61d | 19 | |
9f66a381 | 20 | /* |
f3dfd265 | 21 | * Kernel-internal data types and definitions: |
9f66a381 IM |
22 | */ |
23 | ||
cdd6c482 IM |
24 | #ifdef CONFIG_PERF_EVENTS |
25 | # include <asm/perf_event.h> | |
7be79236 | 26 | # include <asm/local64.h> |
f3dfd265 PM |
27 | #endif |
28 | ||
39447b38 | 29 | struct perf_guest_info_callbacks { |
e7e7ee2e IM |
30 | int (*is_in_guest)(void); |
31 | int (*is_user_mode)(void); | |
32 | unsigned long (*get_guest_ip)(void); | |
39447b38 ZY |
33 | }; |
34 | ||
2ff6cfd7 AB |
35 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
36 | #include <asm/hw_breakpoint.h> | |
37 | #endif | |
38 | ||
f3dfd265 PM |
39 | #include <linux/list.h> |
40 | #include <linux/mutex.h> | |
41 | #include <linux/rculist.h> | |
42 | #include <linux/rcupdate.h> | |
43 | #include <linux/spinlock.h> | |
d6d020e9 | 44 | #include <linux/hrtimer.h> |
3c446b3d | 45 | #include <linux/fs.h> |
709e50cf | 46 | #include <linux/pid_namespace.h> |
906010b2 | 47 | #include <linux/workqueue.h> |
5331d7b8 | 48 | #include <linux/ftrace.h> |
85cfabbc | 49 | #include <linux/cpu.h> |
e360adbe | 50 | #include <linux/irq_work.h> |
c5905afb | 51 | #include <linux/static_key.h> |
851cf6e7 | 52 | #include <linux/jump_label_ratelimit.h> |
60063497 | 53 | #include <linux/atomic.h> |
641cc938 | 54 | #include <linux/sysfs.h> |
4018994f | 55 | #include <linux/perf_regs.h> |
fadfe7be | 56 | #include <linux/workqueue.h> |
39bed6cb | 57 | #include <linux/cgroup.h> |
fa588151 | 58 | #include <asm/local.h> |
f3dfd265 | 59 | |
f9188e02 PZ |
60 | struct perf_callchain_entry { |
61 | __u64 nr; | |
c5dfd78e | 62 | __u64 ip[0]; /* /proc/sys/kernel/perf_event_max_stack */ |
f9188e02 PZ |
63 | }; |
64 | ||
cfbcf468 ACM |
65 | struct perf_callchain_entry_ctx { |
66 | struct perf_callchain_entry *entry; | |
67 | u32 max_stack; | |
3b1fff08 | 68 | u32 nr; |
c85b0334 ACM |
69 | short contexts; |
70 | bool contexts_maxed; | |
cfbcf468 ACM |
71 | }; |
72 | ||
7e3f977e | 73 | typedef unsigned long (*perf_copy_f)(void *dst, const void *src, |
aa7145c1 | 74 | unsigned long off, unsigned long len); |
7e3f977e DB |
75 | |
76 | struct perf_raw_frag { | |
77 | union { | |
78 | struct perf_raw_frag *next; | |
79 | unsigned long pad; | |
80 | }; | |
81 | perf_copy_f copy; | |
82 | void *data; | |
83 | u32 size; | |
84 | } __packed; | |
85 | ||
3a43ce68 | 86 | struct perf_raw_record { |
7e3f977e | 87 | struct perf_raw_frag frag; |
3a43ce68 | 88 | u32 size; |
f413cdb8 FW |
89 | }; |
90 | ||
bce38cd5 SE |
91 | /* |
92 | * branch stack layout: | |
93 | * nr: number of taken branches stored in entries[] | |
94 | * | |
95 | * Note that nr can vary from sample to sample | |
96 | * branches (to, from) are stored from most recent | |
97 | * to least recent, i.e., entries[0] contains the most | |
98 | * recent branch. | |
99 | */ | |
caff2bef PZ |
100 | struct perf_branch_stack { |
101 | __u64 nr; | |
102 | struct perf_branch_entry entries[0]; | |
103 | }; | |
104 | ||
f3dfd265 PM |
105 | struct task_struct; |
106 | ||
efc9f05d SE |
107 | /* |
108 | * extra PMU register associated with an event | |
109 | */ | |
110 | struct hw_perf_event_extra { | |
111 | u64 config; /* register value */ | |
112 | unsigned int reg; /* register address or index */ | |
113 | int alloc; /* extra register already allocated */ | |
114 | int idx; /* index in shared_regs->regs[] */ | |
115 | }; | |
116 | ||
0793a61d | 117 | /** |
cdd6c482 | 118 | * struct hw_perf_event - performance event hardware details: |
0793a61d | 119 | */ |
cdd6c482 IM |
120 | struct hw_perf_event { |
121 | #ifdef CONFIG_PERF_EVENTS | |
d6d020e9 PZ |
122 | union { |
123 | struct { /* hardware */ | |
a308444c | 124 | u64 config; |
447a194b | 125 | u64 last_tag; |
a308444c | 126 | unsigned long config_base; |
cdd6c482 | 127 | unsigned long event_base; |
c48b6053 | 128 | int event_base_rdpmc; |
a308444c | 129 | int idx; |
447a194b | 130 | int last_cpu; |
9fac2cf3 | 131 | int flags; |
bce38cd5 | 132 | |
efc9f05d | 133 | struct hw_perf_event_extra extra_reg; |
bce38cd5 | 134 | struct hw_perf_event_extra branch_reg; |
d6d020e9 | 135 | }; |
721a669b | 136 | struct { /* software */ |
a308444c | 137 | struct hrtimer hrtimer; |
d6d020e9 | 138 | }; |
f22c1bb6 | 139 | struct { /* tracepoint */ |
f22c1bb6 ON |
140 | /* for tp_event->class */ |
141 | struct list_head tp_list; | |
142 | }; | |
c7ab62bf HR |
143 | struct { /* amd_power */ |
144 | u64 pwr_acc; | |
145 | u64 ptsc; | |
146 | }; | |
24f1e32c | 147 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
45a73372 | 148 | struct { /* breakpoint */ |
d580ff86 PZ |
149 | /* |
150 | * Crufty hack to avoid the chicken and egg | |
151 | * problem hw_breakpoint has with context | |
152 | * creation and event initalization. | |
153 | */ | |
f22c1bb6 ON |
154 | struct arch_hw_breakpoint info; |
155 | struct list_head bp_list; | |
45a73372 | 156 | }; |
24f1e32c | 157 | #endif |
cf25f904 SS |
158 | struct { /* amd_iommu */ |
159 | u8 iommu_bank; | |
160 | u8 iommu_cntr; | |
161 | u16 padding; | |
162 | u64 conf; | |
163 | u64 conf1; | |
164 | }; | |
d6d020e9 | 165 | }; |
b0e87875 PZ |
166 | /* |
167 | * If the event is a per task event, this will point to the task in | |
168 | * question. See the comment in perf_event_alloc(). | |
169 | */ | |
50f16a8b | 170 | struct task_struct *target; |
b0e87875 | 171 | |
375637bc AS |
172 | /* |
173 | * PMU would store hardware filter configuration | |
174 | * here. | |
175 | */ | |
176 | void *addr_filters; | |
177 | ||
178 | /* Last sync'ed generation of filters */ | |
179 | unsigned long addr_filters_gen; | |
180 | ||
b0e87875 PZ |
181 | /* |
182 | * hw_perf_event::state flags; used to track the PERF_EF_* state. | |
183 | */ | |
184 | #define PERF_HES_STOPPED 0x01 /* the counter is stopped */ | |
185 | #define PERF_HES_UPTODATE 0x02 /* event->count up-to-date */ | |
186 | #define PERF_HES_ARCH 0x04 | |
187 | ||
a4eaf7f1 | 188 | int state; |
b0e87875 PZ |
189 | |
190 | /* | |
191 | * The last observed hardware counter value, updated with a | |
192 | * local64_cmpxchg() such that pmu::read() can be called nested. | |
193 | */ | |
e7850595 | 194 | local64_t prev_count; |
b0e87875 PZ |
195 | |
196 | /* | |
197 | * The period to start the next sample with. | |
198 | */ | |
b23f3325 | 199 | u64 sample_period; |
b0e87875 PZ |
200 | |
201 | /* | |
202 | * The period we started this sample with. | |
203 | */ | |
9e350de3 | 204 | u64 last_period; |
b0e87875 PZ |
205 | |
206 | /* | |
207 | * However much is left of the current period; note that this is | |
208 | * a full 64bit value and allows for generation of periods longer | |
209 | * than hardware might allow. | |
210 | */ | |
e7850595 | 211 | local64_t period_left; |
b0e87875 PZ |
212 | |
213 | /* | |
214 | * State for throttling the event, see __perf_event_overflow() and | |
215 | * perf_adjust_freq_unthr_context(). | |
216 | */ | |
e050e3f0 | 217 | u64 interrupts_seq; |
60db5e09 | 218 | u64 interrupts; |
6a24ed6c | 219 | |
b0e87875 PZ |
220 | /* |
221 | * State for freq target events, see __perf_event_overflow() and | |
222 | * perf_adjust_freq_unthr_context(). | |
223 | */ | |
abd50713 PZ |
224 | u64 freq_time_stamp; |
225 | u64 freq_count_stamp; | |
ee06094f | 226 | #endif |
0793a61d TG |
227 | }; |
228 | ||
cdd6c482 | 229 | struct perf_event; |
621a01ea | 230 | |
8d2cacbb PZ |
231 | /* |
232 | * Common implementation detail of pmu::{start,commit,cancel}_txn | |
233 | */ | |
fbbe0701 | 234 | #define PERF_PMU_TXN_ADD 0x1 /* txn to add/schedule event on PMU */ |
4a00c16e | 235 | #define PERF_PMU_TXN_READ 0x2 /* txn to read event group from PMU */ |
fbbe0701 | 236 | |
53b25335 VW |
237 | /** |
238 | * pmu::capabilities flags | |
239 | */ | |
240 | #define PERF_PMU_CAP_NO_INTERRUPT 0x01 | |
34f43927 | 241 | #define PERF_PMU_CAP_NO_NMI 0x02 |
0a4e38e6 | 242 | #define PERF_PMU_CAP_AUX_NO_SG 0x04 |
6a279230 | 243 | #define PERF_PMU_CAP_AUX_SW_DOUBLEBUF 0x08 |
bed5b25a | 244 | #define PERF_PMU_CAP_EXCLUSIVE 0x10 |
ec0d7729 | 245 | #define PERF_PMU_CAP_ITRACE 0x20 |
5101ef20 | 246 | #define PERF_PMU_CAP_HETEROGENEOUS_CPUS 0x40 |
53b25335 | 247 | |
621a01ea | 248 | /** |
4aeb0b42 | 249 | * struct pmu - generic performance monitoring unit |
621a01ea | 250 | */ |
4aeb0b42 | 251 | struct pmu { |
b0a873eb PZ |
252 | struct list_head entry; |
253 | ||
c464c76e | 254 | struct module *module; |
abe43400 | 255 | struct device *dev; |
0c9d42ed | 256 | const struct attribute_group **attr_groups; |
03d8e80b | 257 | const char *name; |
2e80a82a PZ |
258 | int type; |
259 | ||
53b25335 VW |
260 | /* |
261 | * various common per-pmu feature flags | |
262 | */ | |
263 | int capabilities; | |
264 | ||
108b02cf PZ |
265 | int * __percpu pmu_disable_count; |
266 | struct perf_cpu_context * __percpu pmu_cpu_context; | |
bed5b25a | 267 | atomic_t exclusive_cnt; /* < 0: cpu; > 0: tsk */ |
8dc85d54 | 268 | int task_ctx_nr; |
62b85639 | 269 | int hrtimer_interval_ms; |
6bde9b6c | 270 | |
375637bc AS |
271 | /* number of address filters this PMU can do */ |
272 | unsigned int nr_addr_filters; | |
273 | ||
6bde9b6c | 274 | /* |
a4eaf7f1 PZ |
275 | * Fully disable/enable this PMU, can be used to protect from the PMI |
276 | * as well as for lazy/batch writing of the MSRs. | |
6bde9b6c | 277 | */ |
ad5133b7 PZ |
278 | void (*pmu_enable) (struct pmu *pmu); /* optional */ |
279 | void (*pmu_disable) (struct pmu *pmu); /* optional */ | |
6bde9b6c | 280 | |
8d2cacbb | 281 | /* |
a4eaf7f1 | 282 | * Try and initialize the event for this PMU. |
b0e87875 PZ |
283 | * |
284 | * Returns: | |
285 | * -ENOENT -- @event is not for this PMU | |
286 | * | |
287 | * -ENODEV -- @event is for this PMU but PMU not present | |
288 | * -EBUSY -- @event is for this PMU but PMU temporarily unavailable | |
289 | * -EINVAL -- @event is for this PMU but @event is not valid | |
290 | * -EOPNOTSUPP -- @event is for this PMU, @event is valid, but not supported | |
291 | * -EACCESS -- @event is for this PMU, @event is valid, but no privilidges | |
292 | * | |
293 | * 0 -- @event is for this PMU and valid | |
294 | * | |
295 | * Other error return values are allowed. | |
8d2cacbb | 296 | */ |
b0a873eb PZ |
297 | int (*event_init) (struct perf_event *event); |
298 | ||
1e0fb9ec AL |
299 | /* |
300 | * Notification that the event was mapped or unmapped. Called | |
301 | * in the context of the mapping task. | |
302 | */ | |
bfe33492 PZ |
303 | void (*event_mapped) (struct perf_event *event, struct mm_struct *mm); /* optional */ |
304 | void (*event_unmapped) (struct perf_event *event, struct mm_struct *mm); /* optional */ | |
1e0fb9ec | 305 | |
b0e87875 PZ |
306 | /* |
307 | * Flags for ->add()/->del()/ ->start()/->stop(). There are | |
308 | * matching hw_perf_event::state flags. | |
309 | */ | |
a4eaf7f1 PZ |
310 | #define PERF_EF_START 0x01 /* start the counter when adding */ |
311 | #define PERF_EF_RELOAD 0x02 /* reload the counter when starting */ | |
312 | #define PERF_EF_UPDATE 0x04 /* update the counter when stopping */ | |
313 | ||
8d2cacbb | 314 | /* |
b0e87875 PZ |
315 | * Adds/Removes a counter to/from the PMU, can be done inside a |
316 | * transaction, see the ->*_txn() methods. | |
317 | * | |
318 | * The add/del callbacks will reserve all hardware resources required | |
319 | * to service the event, this includes any counter constraint | |
320 | * scheduling etc. | |
321 | * | |
322 | * Called with IRQs disabled and the PMU disabled on the CPU the event | |
323 | * is on. | |
324 | * | |
325 | * ->add() called without PERF_EF_START should result in the same state | |
326 | * as ->add() followed by ->stop(). | |
327 | * | |
328 | * ->del() must always PERF_EF_UPDATE stop an event. If it calls | |
329 | * ->stop() that must deal with already being stopped without | |
330 | * PERF_EF_UPDATE. | |
a4eaf7f1 PZ |
331 | */ |
332 | int (*add) (struct perf_event *event, int flags); | |
333 | void (*del) (struct perf_event *event, int flags); | |
334 | ||
335 | /* | |
b0e87875 PZ |
336 | * Starts/Stops a counter present on the PMU. |
337 | * | |
338 | * The PMI handler should stop the counter when perf_event_overflow() | |
339 | * returns !0. ->start() will be used to continue. | |
340 | * | |
341 | * Also used to change the sample period. | |
342 | * | |
343 | * Called with IRQs disabled and the PMU disabled on the CPU the event | |
344 | * is on -- will be called from NMI context with the PMU generates | |
345 | * NMIs. | |
346 | * | |
347 | * ->stop() with PERF_EF_UPDATE will read the counter and update | |
348 | * period/count values like ->read() would. | |
349 | * | |
350 | * ->start() with PERF_EF_RELOAD will reprogram the the counter | |
351 | * value, must be preceded by a ->stop() with PERF_EF_UPDATE. | |
a4eaf7f1 PZ |
352 | */ |
353 | void (*start) (struct perf_event *event, int flags); | |
354 | void (*stop) (struct perf_event *event, int flags); | |
355 | ||
356 | /* | |
357 | * Updates the counter value of the event. | |
b0e87875 PZ |
358 | * |
359 | * For sampling capable PMUs this will also update the software period | |
360 | * hw_perf_event::period_left field. | |
a4eaf7f1 | 361 | */ |
cdd6c482 | 362 | void (*read) (struct perf_event *event); |
6bde9b6c LM |
363 | |
364 | /* | |
24cd7f54 PZ |
365 | * Group events scheduling is treated as a transaction, add |
366 | * group events as a whole and perform one schedulability test. | |
367 | * If the test fails, roll back the whole group | |
a4eaf7f1 PZ |
368 | * |
369 | * Start the transaction, after this ->add() doesn't need to | |
24cd7f54 | 370 | * do schedulability tests. |
fbbe0701 SB |
371 | * |
372 | * Optional. | |
8d2cacbb | 373 | */ |
fbbe0701 | 374 | void (*start_txn) (struct pmu *pmu, unsigned int txn_flags); |
8d2cacbb | 375 | /* |
a4eaf7f1 | 376 | * If ->start_txn() disabled the ->add() schedulability test |
8d2cacbb PZ |
377 | * then ->commit_txn() is required to perform one. On success |
378 | * the transaction is closed. On error the transaction is kept | |
379 | * open until ->cancel_txn() is called. | |
fbbe0701 SB |
380 | * |
381 | * Optional. | |
8d2cacbb | 382 | */ |
fbbe0701 | 383 | int (*commit_txn) (struct pmu *pmu); |
8d2cacbb | 384 | /* |
a4eaf7f1 | 385 | * Will cancel the transaction, assumes ->del() is called |
25985edc | 386 | * for each successful ->add() during the transaction. |
fbbe0701 SB |
387 | * |
388 | * Optional. | |
8d2cacbb | 389 | */ |
fbbe0701 | 390 | void (*cancel_txn) (struct pmu *pmu); |
35edc2a5 PZ |
391 | |
392 | /* | |
393 | * Will return the value for perf_event_mmap_page::index for this event, | |
394 | * if no implementation is provided it will default to: event->hw.idx + 1. | |
395 | */ | |
396 | int (*event_idx) (struct perf_event *event); /*optional */ | |
d010b332 | 397 | |
ba532500 YZ |
398 | /* |
399 | * context-switches callback | |
400 | */ | |
401 | void (*sched_task) (struct perf_event_context *ctx, | |
402 | bool sched_in); | |
4af57ef2 YZ |
403 | /* |
404 | * PMU specific data size | |
405 | */ | |
406 | size_t task_ctx_size; | |
ba532500 | 407 | |
eacd3ecc | 408 | |
45bfb2e5 PZ |
409 | /* |
410 | * Set up pmu-private data structures for an AUX area | |
411 | */ | |
412 | void *(*setup_aux) (int cpu, void **pages, | |
413 | int nr_pages, bool overwrite); | |
414 | /* optional */ | |
415 | ||
416 | /* | |
417 | * Free pmu-private AUX data structures | |
418 | */ | |
419 | void (*free_aux) (void *aux); /* optional */ | |
66eb579e | 420 | |
375637bc AS |
421 | /* |
422 | * Validate address range filters: make sure the HW supports the | |
423 | * requested configuration and number of filters; return 0 if the | |
424 | * supplied filters are valid, -errno otherwise. | |
425 | * | |
426 | * Runs in the context of the ioctl()ing process and is not serialized | |
427 | * with the rest of the PMU callbacks. | |
428 | */ | |
429 | int (*addr_filters_validate) (struct list_head *filters); | |
430 | /* optional */ | |
431 | ||
432 | /* | |
433 | * Synchronize address range filter configuration: | |
434 | * translate hw-agnostic filters into hardware configuration in | |
435 | * event::hw::addr_filters. | |
436 | * | |
437 | * Runs as a part of filter sync sequence that is done in ->start() | |
438 | * callback by calling perf_event_addr_filters_sync(). | |
439 | * | |
440 | * May (and should) traverse event::addr_filters::list, for which its | |
441 | * caller provides necessary serialization. | |
442 | */ | |
443 | void (*addr_filters_sync) (struct perf_event *event); | |
444 | /* optional */ | |
445 | ||
66eb579e MR |
446 | /* |
447 | * Filter events for PMU-specific reasons. | |
448 | */ | |
449 | int (*filter_match) (struct perf_event *event); /* optional */ | |
621a01ea IM |
450 | }; |
451 | ||
6ed70cf3 AS |
452 | enum perf_addr_filter_action_t { |
453 | PERF_ADDR_FILTER_ACTION_STOP = 0, | |
454 | PERF_ADDR_FILTER_ACTION_START, | |
455 | PERF_ADDR_FILTER_ACTION_FILTER, | |
456 | }; | |
457 | ||
375637bc AS |
458 | /** |
459 | * struct perf_addr_filter - address range filter definition | |
460 | * @entry: event's filter list linkage | |
461 | * @inode: object file's inode for file-based filters | |
462 | * @offset: filter range offset | |
6ed70cf3 AS |
463 | * @size: filter range size (size==0 means single address trigger) |
464 | * @action: filter/start/stop | |
375637bc AS |
465 | * |
466 | * This is a hardware-agnostic filter configuration as specified by the user. | |
467 | */ | |
468 | struct perf_addr_filter { | |
469 | struct list_head entry; | |
9511bce9 | 470 | struct path path; |
375637bc AS |
471 | unsigned long offset; |
472 | unsigned long size; | |
6ed70cf3 | 473 | enum perf_addr_filter_action_t action; |
375637bc AS |
474 | }; |
475 | ||
476 | /** | |
477 | * struct perf_addr_filters_head - container for address range filters | |
478 | * @list: list of filters for this event | |
479 | * @lock: spinlock that serializes accesses to the @list and event's | |
480 | * (and its children's) filter generations. | |
6ce77bfd | 481 | * @nr_file_filters: number of file-based filters |
375637bc AS |
482 | * |
483 | * A child event will use parent's @list (and therefore @lock), so they are | |
484 | * bundled together; see perf_event_addr_filters(). | |
485 | */ | |
486 | struct perf_addr_filters_head { | |
487 | struct list_head list; | |
488 | raw_spinlock_t lock; | |
6ce77bfd | 489 | unsigned int nr_file_filters; |
375637bc AS |
490 | }; |
491 | ||
6a930700 | 492 | /** |
8ca2bd41 | 493 | * enum perf_event_state - the states of a event |
6a930700 | 494 | */ |
8ca2bd41 | 495 | enum perf_event_state { |
a69b0ca4 | 496 | PERF_EVENT_STATE_DEAD = -4, |
179033b3 | 497 | PERF_EVENT_STATE_EXIT = -3, |
57c0c15b | 498 | PERF_EVENT_STATE_ERROR = -2, |
cdd6c482 IM |
499 | PERF_EVENT_STATE_OFF = -1, |
500 | PERF_EVENT_STATE_INACTIVE = 0, | |
57c0c15b | 501 | PERF_EVENT_STATE_ACTIVE = 1, |
6a930700 IM |
502 | }; |
503 | ||
9b51f66d | 504 | struct file; |
453f19ee PZ |
505 | struct perf_sample_data; |
506 | ||
a8b0ca17 | 507 | typedef void (*perf_overflow_handler_t)(struct perf_event *, |
b326e956 FW |
508 | struct perf_sample_data *, |
509 | struct pt_regs *regs); | |
510 | ||
4ff6a8de DCC |
511 | /* |
512 | * Event capabilities. For event_caps and groups caps. | |
513 | * | |
514 | * PERF_EV_CAP_SOFTWARE: Is a software event. | |
d6a2f903 DCC |
515 | * PERF_EV_CAP_READ_ACTIVE_PKG: A CPU event (or cgroup event) that can be read |
516 | * from any CPU in the package where it is active. | |
4ff6a8de DCC |
517 | */ |
518 | #define PERF_EV_CAP_SOFTWARE BIT(0) | |
d6a2f903 | 519 | #define PERF_EV_CAP_READ_ACTIVE_PKG BIT(1) |
d6f962b5 | 520 | |
e7e7ee2e IM |
521 | #define SWEVENT_HLIST_BITS 8 |
522 | #define SWEVENT_HLIST_SIZE (1 << SWEVENT_HLIST_BITS) | |
76e1d904 FW |
523 | |
524 | struct swevent_hlist { | |
e7e7ee2e IM |
525 | struct hlist_head heads[SWEVENT_HLIST_SIZE]; |
526 | struct rcu_head rcu_head; | |
76e1d904 FW |
527 | }; |
528 | ||
8a49542c PZ |
529 | #define PERF_ATTACH_CONTEXT 0x01 |
530 | #define PERF_ATTACH_GROUP 0x02 | |
d580ff86 | 531 | #define PERF_ATTACH_TASK 0x04 |
4af57ef2 | 532 | #define PERF_ATTACH_TASK_DATA 0x08 |
8d4e6c4c | 533 | #define PERF_ATTACH_ITRACE 0x10 |
8a49542c | 534 | |
877c6856 | 535 | struct perf_cgroup; |
76369139 FW |
536 | struct ring_buffer; |
537 | ||
f2fb6bef KL |
538 | struct pmu_event_list { |
539 | raw_spinlock_t lock; | |
540 | struct list_head list; | |
541 | }; | |
542 | ||
edb39592 PZ |
543 | #define for_each_sibling_event(sibling, event) \ |
544 | if ((event)->group_leader == (event)) \ | |
545 | list_for_each_entry((sibling), &(event)->sibling_list, sibling_list) | |
546 | ||
0793a61d | 547 | /** |
cdd6c482 | 548 | * struct perf_event - performance event kernel representation: |
0793a61d | 549 | */ |
cdd6c482 IM |
550 | struct perf_event { |
551 | #ifdef CONFIG_PERF_EVENTS | |
9886167d PZ |
552 | /* |
553 | * entry onto perf_event_context::event_list; | |
554 | * modifications require ctx->lock | |
555 | * RCU safe iterations. | |
556 | */ | |
592903cd | 557 | struct list_head event_entry; |
9886167d PZ |
558 | |
559 | /* | |
9886167d PZ |
560 | * Locked for modification by both ctx->mutex and ctx->lock; holding |
561 | * either sufficies for read. | |
562 | */ | |
04289bb9 | 563 | struct list_head sibling_list; |
6668128a | 564 | struct list_head active_list; |
8e1a2031 AB |
565 | /* |
566 | * Node on the pinned or flexible tree located at the event context; | |
567 | */ | |
568 | struct rb_node group_node; | |
569 | u64 group_index; | |
9886167d PZ |
570 | /* |
571 | * We need storage to track the entries in perf_pmu_migrate_context; we | |
572 | * cannot use the event_entry because of RCU and we want to keep the | |
573 | * group in tact which avoids us using the other two entries. | |
574 | */ | |
575 | struct list_head migrate_entry; | |
576 | ||
f3ae75de SE |
577 | struct hlist_node hlist_entry; |
578 | struct list_head active_entry; | |
0127c3ea | 579 | int nr_siblings; |
4ff6a8de DCC |
580 | |
581 | /* Not serialized. Only written during event initialization. */ | |
582 | int event_caps; | |
583 | /* The cumulative AND of all event_caps for events in this group. */ | |
584 | int group_caps; | |
585 | ||
cdd6c482 | 586 | struct perf_event *group_leader; |
a4eaf7f1 | 587 | struct pmu *pmu; |
54d751d4 | 588 | void *pmu_private; |
04289bb9 | 589 | |
8ca2bd41 | 590 | enum perf_event_state state; |
8a49542c | 591 | unsigned int attach_state; |
e7850595 | 592 | local64_t count; |
a6e6dea6 | 593 | atomic64_t child_count; |
ee06094f | 594 | |
53cfbf59 | 595 | /* |
cdd6c482 | 596 | * These are the total time in nanoseconds that the event |
53cfbf59 | 597 | * has been enabled (i.e. eligible to run, and the task has |
cdd6c482 | 598 | * been scheduled in, if this is a per-task event) |
53cfbf59 | 599 | * and running (scheduled onto the CPU), respectively. |
53cfbf59 PM |
600 | */ |
601 | u64 total_time_enabled; | |
602 | u64 total_time_running; | |
0d3d73aa | 603 | u64 tstamp; |
53cfbf59 | 604 | |
eed01528 SE |
605 | /* |
606 | * timestamp shadows the actual context timing but it can | |
607 | * be safely used in NMI interrupt context. It reflects the | |
608 | * context time as it was when the event was last scheduled in. | |
609 | * | |
610 | * ctx_time already accounts for ctx->timestamp. Therefore to | |
611 | * compute ctx_time for a sample, simply add perf_clock(). | |
612 | */ | |
613 | u64 shadow_ctx_time; | |
614 | ||
24f1e32c | 615 | struct perf_event_attr attr; |
c320c7b7 | 616 | u16 header_size; |
6844c09d | 617 | u16 id_header_size; |
c320c7b7 | 618 | u16 read_size; |
cdd6c482 | 619 | struct hw_perf_event hw; |
0793a61d | 620 | |
cdd6c482 | 621 | struct perf_event_context *ctx; |
a6fa941d | 622 | atomic_long_t refcount; |
0793a61d | 623 | |
53cfbf59 PM |
624 | /* |
625 | * These accumulate total time (in nanoseconds) that children | |
cdd6c482 | 626 | * events have been enabled and running, respectively. |
53cfbf59 PM |
627 | */ |
628 | atomic64_t child_total_time_enabled; | |
629 | atomic64_t child_total_time_running; | |
630 | ||
0793a61d | 631 | /* |
d859e29f | 632 | * Protect attach/detach and child_list: |
0793a61d | 633 | */ |
fccc714b PZ |
634 | struct mutex child_mutex; |
635 | struct list_head child_list; | |
cdd6c482 | 636 | struct perf_event *parent; |
0793a61d TG |
637 | |
638 | int oncpu; | |
639 | int cpu; | |
640 | ||
082ff5a2 PZ |
641 | struct list_head owner_entry; |
642 | struct task_struct *owner; | |
643 | ||
7b732a75 PZ |
644 | /* mmap bits */ |
645 | struct mutex mmap_mutex; | |
646 | atomic_t mmap_count; | |
26cb63ad | 647 | |
76369139 | 648 | struct ring_buffer *rb; |
10c6db11 | 649 | struct list_head rb_entry; |
b69cf536 PZ |
650 | unsigned long rcu_batches; |
651 | int rcu_pending; | |
37d81828 | 652 | |
7b732a75 | 653 | /* poll related */ |
0793a61d | 654 | wait_queue_head_t waitq; |
3c446b3d | 655 | struct fasync_struct *fasync; |
79f14641 PZ |
656 | |
657 | /* delayed work for NMIs and such */ | |
658 | int pending_wakeup; | |
4c9e2542 | 659 | int pending_kill; |
79f14641 | 660 | int pending_disable; |
e360adbe | 661 | struct irq_work pending; |
592903cd | 662 | |
79f14641 PZ |
663 | atomic_t event_limit; |
664 | ||
375637bc AS |
665 | /* address range filters */ |
666 | struct perf_addr_filters_head addr_filters; | |
667 | /* vma address array for file-based filders */ | |
668 | unsigned long *addr_filters_offs; | |
669 | unsigned long addr_filters_gen; | |
670 | ||
cdd6c482 | 671 | void (*destroy)(struct perf_event *); |
592903cd | 672 | struct rcu_head rcu_head; |
709e50cf PZ |
673 | |
674 | struct pid_namespace *ns; | |
8e5799b1 | 675 | u64 id; |
6fb2915d | 676 | |
34f43927 | 677 | u64 (*clock)(void); |
b326e956 | 678 | perf_overflow_handler_t overflow_handler; |
4dc0da86 | 679 | void *overflow_handler_context; |
aa6a5f3c AS |
680 | #ifdef CONFIG_BPF_SYSCALL |
681 | perf_overflow_handler_t orig_overflow_handler; | |
682 | struct bpf_prog *prog; | |
683 | #endif | |
453f19ee | 684 | |
07b139c8 | 685 | #ifdef CONFIG_EVENT_TRACING |
2425bcb9 | 686 | struct trace_event_call *tp_event; |
6fb2915d | 687 | struct event_filter *filter; |
ced39002 JO |
688 | #ifdef CONFIG_FUNCTION_TRACER |
689 | struct ftrace_ops ftrace_ops; | |
690 | #endif | |
ee06094f | 691 | #endif |
6fb2915d | 692 | |
e5d1367f SE |
693 | #ifdef CONFIG_CGROUP_PERF |
694 | struct perf_cgroup *cgrp; /* cgroup event is attach to */ | |
e5d1367f SE |
695 | #endif |
696 | ||
f2fb6bef | 697 | struct list_head sb_list; |
6fb2915d | 698 | #endif /* CONFIG_PERF_EVENTS */ |
0793a61d TG |
699 | }; |
700 | ||
8e1a2031 AB |
701 | |
702 | struct perf_event_groups { | |
703 | struct rb_root tree; | |
704 | u64 index; | |
705 | }; | |
706 | ||
0793a61d | 707 | /** |
cdd6c482 | 708 | * struct perf_event_context - event context structure |
0793a61d | 709 | * |
cdd6c482 | 710 | * Used as a container for task events and CPU events as well: |
0793a61d | 711 | */ |
cdd6c482 | 712 | struct perf_event_context { |
108b02cf | 713 | struct pmu *pmu; |
0793a61d | 714 | /* |
cdd6c482 | 715 | * Protect the states of the events in the list, |
d859e29f | 716 | * nr_active, and the list: |
0793a61d | 717 | */ |
e625cce1 | 718 | raw_spinlock_t lock; |
d859e29f | 719 | /* |
cdd6c482 | 720 | * Protect the list of events. Locking either mutex or lock |
d859e29f PM |
721 | * is sufficient to ensure the list doesn't change; to change |
722 | * the list you need to lock both the mutex and the spinlock. | |
723 | */ | |
a308444c | 724 | struct mutex mutex; |
04289bb9 | 725 | |
2fde4f94 | 726 | struct list_head active_ctx_list; |
8e1a2031 AB |
727 | struct perf_event_groups pinned_groups; |
728 | struct perf_event_groups flexible_groups; | |
a308444c | 729 | struct list_head event_list; |
6668128a PZ |
730 | |
731 | struct list_head pinned_active; | |
732 | struct list_head flexible_active; | |
733 | ||
cdd6c482 | 734 | int nr_events; |
a308444c IM |
735 | int nr_active; |
736 | int is_active; | |
bfbd3381 | 737 | int nr_stat; |
0f5a2601 | 738 | int nr_freq; |
dddd3379 | 739 | int rotate_disable; |
a308444c IM |
740 | atomic_t refcount; |
741 | struct task_struct *task; | |
53cfbf59 PM |
742 | |
743 | /* | |
4af4998b | 744 | * Context clock, runs when context enabled. |
53cfbf59 | 745 | */ |
a308444c IM |
746 | u64 time; |
747 | u64 timestamp; | |
564c2b21 PM |
748 | |
749 | /* | |
750 | * These fields let us detect when two contexts have both | |
751 | * been cloned (inherited) from a common ancestor. | |
752 | */ | |
cdd6c482 | 753 | struct perf_event_context *parent_ctx; |
a308444c IM |
754 | u64 parent_gen; |
755 | u64 generation; | |
756 | int pin_count; | |
db4a8356 | 757 | #ifdef CONFIG_CGROUP_PERF |
d010b332 | 758 | int nr_cgroups; /* cgroup evts */ |
db4a8356 | 759 | #endif |
4af57ef2 | 760 | void *task_ctx_data; /* pmu specific data */ |
28009ce4 | 761 | struct rcu_head rcu_head; |
0793a61d TG |
762 | }; |
763 | ||
7ae07ea3 FW |
764 | /* |
765 | * Number of contexts where an event can trigger: | |
e7e7ee2e | 766 | * task, softirq, hardirq, nmi. |
7ae07ea3 FW |
767 | */ |
768 | #define PERF_NR_CONTEXTS 4 | |
769 | ||
0793a61d | 770 | /** |
cdd6c482 | 771 | * struct perf_event_cpu_context - per cpu event context structure |
0793a61d TG |
772 | */ |
773 | struct perf_cpu_context { | |
cdd6c482 IM |
774 | struct perf_event_context ctx; |
775 | struct perf_event_context *task_ctx; | |
0793a61d | 776 | int active_oncpu; |
3b6f9e5c | 777 | int exclusive; |
4cfafd30 PZ |
778 | |
779 | raw_spinlock_t hrtimer_lock; | |
9e630205 SE |
780 | struct hrtimer hrtimer; |
781 | ktime_t hrtimer_interval; | |
4cfafd30 PZ |
782 | unsigned int hrtimer_active; |
783 | ||
db4a8356 | 784 | #ifdef CONFIG_CGROUP_PERF |
e5d1367f | 785 | struct perf_cgroup *cgrp; |
058fe1c0 | 786 | struct list_head cgrp_cpuctx_entry; |
db4a8356 | 787 | #endif |
e48c1788 PZ |
788 | |
789 | struct list_head sched_cb_entry; | |
790 | int sched_cb_usage; | |
a63fbed7 TG |
791 | |
792 | int online; | |
0793a61d TG |
793 | }; |
794 | ||
5622f295 | 795 | struct perf_output_handle { |
57c0c15b | 796 | struct perf_event *event; |
76369139 | 797 | struct ring_buffer *rb; |
6d1acfd5 | 798 | unsigned long wakeup; |
5d967a8b | 799 | unsigned long size; |
f4c0b0aa | 800 | u64 aux_flags; |
fdc26706 AS |
801 | union { |
802 | void *addr; | |
803 | unsigned long head; | |
804 | }; | |
5d967a8b | 805 | int page; |
5622f295 MM |
806 | }; |
807 | ||
0515e599 | 808 | struct bpf_perf_event_data_kern { |
c895f6f7 | 809 | bpf_user_pt_regs_t *regs; |
0515e599 | 810 | struct perf_sample_data *data; |
7d9285e8 | 811 | struct perf_event *event; |
0515e599 AS |
812 | }; |
813 | ||
39bed6cb MF |
814 | #ifdef CONFIG_CGROUP_PERF |
815 | ||
816 | /* | |
817 | * perf_cgroup_info keeps track of time_enabled for a cgroup. | |
818 | * This is a per-cpu dynamically allocated data structure. | |
819 | */ | |
820 | struct perf_cgroup_info { | |
821 | u64 time; | |
822 | u64 timestamp; | |
823 | }; | |
824 | ||
825 | struct perf_cgroup { | |
826 | struct cgroup_subsys_state css; | |
827 | struct perf_cgroup_info __percpu *info; | |
828 | }; | |
829 | ||
830 | /* | |
831 | * Must ensure cgroup is pinned (css_get) before calling | |
832 | * this function. In other words, we cannot call this function | |
833 | * if there is no cgroup event for the current CPU context. | |
834 | */ | |
835 | static inline struct perf_cgroup * | |
614e4c4e | 836 | perf_cgroup_from_task(struct task_struct *task, struct perf_event_context *ctx) |
39bed6cb | 837 | { |
614e4c4e SE |
838 | return container_of(task_css_check(task, perf_event_cgrp_id, |
839 | ctx ? lockdep_is_held(&ctx->lock) | |
840 | : true), | |
39bed6cb MF |
841 | struct perf_cgroup, css); |
842 | } | |
843 | #endif /* CONFIG_CGROUP_PERF */ | |
844 | ||
cdd6c482 | 845 | #ifdef CONFIG_PERF_EVENTS |
829b42dd | 846 | |
fdc26706 AS |
847 | extern void *perf_aux_output_begin(struct perf_output_handle *handle, |
848 | struct perf_event *event); | |
849 | extern void perf_aux_output_end(struct perf_output_handle *handle, | |
f4c0b0aa | 850 | unsigned long size); |
fdc26706 AS |
851 | extern int perf_aux_output_skip(struct perf_output_handle *handle, |
852 | unsigned long size); | |
853 | extern void *perf_get_aux(struct perf_output_handle *handle); | |
f4c0b0aa | 854 | extern void perf_aux_output_flag(struct perf_output_handle *handle, u64 flags); |
8d4e6c4c | 855 | extern void perf_event_itrace_started(struct perf_event *event); |
fdc26706 | 856 | |
03d8e80b | 857 | extern int perf_pmu_register(struct pmu *pmu, const char *name, int type); |
b0a873eb | 858 | extern void perf_pmu_unregister(struct pmu *pmu); |
621a01ea | 859 | |
3bf101ba | 860 | extern int perf_num_counters(void); |
84c79910 | 861 | extern const char *perf_pmu_name(void); |
ab0cce56 JO |
862 | extern void __perf_event_task_sched_in(struct task_struct *prev, |
863 | struct task_struct *task); | |
864 | extern void __perf_event_task_sched_out(struct task_struct *prev, | |
865 | struct task_struct *next); | |
cdd6c482 IM |
866 | extern int perf_event_init_task(struct task_struct *child); |
867 | extern void perf_event_exit_task(struct task_struct *child); | |
868 | extern void perf_event_free_task(struct task_struct *task); | |
4e231c79 | 869 | extern void perf_event_delayed_put(struct task_struct *task); |
e03e7ee3 | 870 | extern struct file *perf_event_get(unsigned int fd); |
f8d959a5 | 871 | extern const struct perf_event *perf_get_event(struct file *file); |
ffe8690c | 872 | extern const struct perf_event_attr *perf_event_attrs(struct perf_event *event); |
cdd6c482 | 873 | extern void perf_event_print_debug(void); |
33696fc0 PZ |
874 | extern void perf_pmu_disable(struct pmu *pmu); |
875 | extern void perf_pmu_enable(struct pmu *pmu); | |
ba532500 YZ |
876 | extern void perf_sched_cb_dec(struct pmu *pmu); |
877 | extern void perf_sched_cb_inc(struct pmu *pmu); | |
cdd6c482 IM |
878 | extern int perf_event_task_disable(void); |
879 | extern int perf_event_task_enable(void); | |
26ca5c11 | 880 | extern int perf_event_refresh(struct perf_event *event, int refresh); |
cdd6c482 | 881 | extern void perf_event_update_userpage(struct perf_event *event); |
fb0459d7 AV |
882 | extern int perf_event_release_kernel(struct perf_event *event); |
883 | extern struct perf_event * | |
884 | perf_event_create_kernel_counter(struct perf_event_attr *attr, | |
885 | int cpu, | |
38a81da2 | 886 | struct task_struct *task, |
4dc0da86 AK |
887 | perf_overflow_handler_t callback, |
888 | void *context); | |
0cda4c02 YZ |
889 | extern void perf_pmu_migrate_context(struct pmu *pmu, |
890 | int src_cpu, int dst_cpu); | |
7d9285e8 YS |
891 | int perf_event_read_local(struct perf_event *event, u64 *value, |
892 | u64 *enabled, u64 *running); | |
59ed446f PZ |
893 | extern u64 perf_event_read_value(struct perf_event *event, |
894 | u64 *enabled, u64 *running); | |
5c92d124 | 895 | |
d010b332 | 896 | |
df1a132b | 897 | struct perf_sample_data { |
2565711f PZ |
898 | /* |
899 | * Fields set by perf_sample_data_init(), group so as to | |
900 | * minimize the cachelines touched. | |
901 | */ | |
902 | u64 addr; | |
903 | struct perf_raw_record *raw; | |
904 | struct perf_branch_stack *br_stack; | |
905 | u64 period; | |
906 | u64 weight; | |
907 | u64 txn; | |
908 | union perf_mem_data_src data_src; | |
5622f295 | 909 | |
2565711f PZ |
910 | /* |
911 | * The other fields, optionally {set,used} by | |
912 | * perf_{prepare,output}_sample(). | |
913 | */ | |
914 | u64 type; | |
5622f295 MM |
915 | u64 ip; |
916 | struct { | |
917 | u32 pid; | |
918 | u32 tid; | |
919 | } tid_entry; | |
920 | u64 time; | |
5622f295 MM |
921 | u64 id; |
922 | u64 stream_id; | |
923 | struct { | |
924 | u32 cpu; | |
925 | u32 reserved; | |
926 | } cpu_entry; | |
5622f295 | 927 | struct perf_callchain_entry *callchain; |
88a7c26a AL |
928 | |
929 | /* | |
930 | * regs_user may point to task_pt_regs or to regs_user_copy, depending | |
931 | * on arch details. | |
932 | */ | |
60e2364e | 933 | struct perf_regs regs_user; |
88a7c26a AL |
934 | struct pt_regs regs_user_copy; |
935 | ||
60e2364e | 936 | struct perf_regs regs_intr; |
c5ebcedb | 937 | u64 stack_user_size; |
fc7ce9c7 KL |
938 | |
939 | u64 phys_addr; | |
2565711f | 940 | } ____cacheline_aligned; |
df1a132b | 941 | |
770eee1f SE |
942 | /* default value for data source */ |
943 | #define PERF_MEM_NA (PERF_MEM_S(OP, NA) |\ | |
944 | PERF_MEM_S(LVL, NA) |\ | |
945 | PERF_MEM_S(SNOOP, NA) |\ | |
946 | PERF_MEM_S(LOCK, NA) |\ | |
947 | PERF_MEM_S(TLB, NA)) | |
948 | ||
fd0d000b RR |
949 | static inline void perf_sample_data_init(struct perf_sample_data *data, |
950 | u64 addr, u64 period) | |
dc1d628a | 951 | { |
fd0d000b | 952 | /* remaining struct members initialized in perf_prepare_sample() */ |
dc1d628a PZ |
953 | data->addr = addr; |
954 | data->raw = NULL; | |
bce38cd5 | 955 | data->br_stack = NULL; |
4018994f | 956 | data->period = period; |
c3feedf2 | 957 | data->weight = 0; |
770eee1f | 958 | data->data_src.val = PERF_MEM_NA; |
fdfbbd07 | 959 | data->txn = 0; |
dc1d628a PZ |
960 | } |
961 | ||
5622f295 MM |
962 | extern void perf_output_sample(struct perf_output_handle *handle, |
963 | struct perf_event_header *header, | |
964 | struct perf_sample_data *data, | |
cdd6c482 | 965 | struct perf_event *event); |
5622f295 MM |
966 | extern void perf_prepare_sample(struct perf_event_header *header, |
967 | struct perf_sample_data *data, | |
cdd6c482 | 968 | struct perf_event *event, |
5622f295 MM |
969 | struct pt_regs *regs); |
970 | ||
a8b0ca17 | 971 | extern int perf_event_overflow(struct perf_event *event, |
5622f295 MM |
972 | struct perf_sample_data *data, |
973 | struct pt_regs *regs); | |
df1a132b | 974 | |
9ecda41a WN |
975 | extern void perf_event_output_forward(struct perf_event *event, |
976 | struct perf_sample_data *data, | |
977 | struct pt_regs *regs); | |
978 | extern void perf_event_output_backward(struct perf_event *event, | |
979 | struct perf_sample_data *data, | |
980 | struct pt_regs *regs); | |
21509084 | 981 | extern void perf_event_output(struct perf_event *event, |
9ecda41a WN |
982 | struct perf_sample_data *data, |
983 | struct pt_regs *regs); | |
21509084 | 984 | |
1879445d WN |
985 | static inline bool |
986 | is_default_overflow_handler(struct perf_event *event) | |
987 | { | |
9ecda41a WN |
988 | if (likely(event->overflow_handler == perf_event_output_forward)) |
989 | return true; | |
990 | if (unlikely(event->overflow_handler == perf_event_output_backward)) | |
991 | return true; | |
992 | return false; | |
1879445d WN |
993 | } |
994 | ||
21509084 YZ |
995 | extern void |
996 | perf_event_header__init_id(struct perf_event_header *header, | |
997 | struct perf_sample_data *data, | |
998 | struct perf_event *event); | |
999 | extern void | |
1000 | perf_event__output_id_sample(struct perf_event *event, | |
1001 | struct perf_output_handle *handle, | |
1002 | struct perf_sample_data *sample); | |
1003 | ||
f38b0dbb KL |
1004 | extern void |
1005 | perf_log_lost_samples(struct perf_event *event, u64 lost); | |
1006 | ||
6c7e550f FBH |
1007 | static inline bool is_sampling_event(struct perf_event *event) |
1008 | { | |
1009 | return event->attr.sample_period != 0; | |
1010 | } | |
1011 | ||
3b6f9e5c | 1012 | /* |
cdd6c482 | 1013 | * Return 1 for a software event, 0 for a hardware event |
3b6f9e5c | 1014 | */ |
cdd6c482 | 1015 | static inline int is_software_event(struct perf_event *event) |
3b6f9e5c | 1016 | { |
4ff6a8de | 1017 | return event->event_caps & PERF_EV_CAP_SOFTWARE; |
3b6f9e5c PM |
1018 | } |
1019 | ||
a1150c20 SL |
1020 | /* |
1021 | * Return 1 for event in sw context, 0 for event in hw context | |
1022 | */ | |
1023 | static inline int in_software_context(struct perf_event *event) | |
1024 | { | |
1025 | return event->ctx->pmu->task_ctx_nr == perf_sw_context; | |
1026 | } | |
1027 | ||
c5905afb | 1028 | extern struct static_key perf_swevent_enabled[PERF_COUNT_SW_MAX]; |
f29ac756 | 1029 | |
86038c5e | 1030 | extern void ___perf_sw_event(u32, u64, struct pt_regs *, u64); |
a8b0ca17 | 1031 | extern void __perf_sw_event(u32, u64, struct pt_regs *, u64); |
f29ac756 | 1032 | |
b0f82b81 | 1033 | #ifndef perf_arch_fetch_caller_regs |
e7e7ee2e | 1034 | static inline void perf_arch_fetch_caller_regs(struct pt_regs *regs, unsigned long ip) { } |
b0f82b81 | 1035 | #endif |
5331d7b8 FW |
1036 | |
1037 | /* | |
1038 | * Take a snapshot of the regs. Skip ip and frame pointer to | |
1039 | * the nth caller. We only need a few of the regs: | |
1040 | * - ip for PERF_SAMPLE_IP | |
1041 | * - cs for user_mode() tests | |
1042 | * - bp for callchains | |
1043 | * - eflags, for future purposes, just in case | |
1044 | */ | |
b0f82b81 | 1045 | static inline void perf_fetch_caller_regs(struct pt_regs *regs) |
5331d7b8 | 1046 | { |
b0f82b81 | 1047 | perf_arch_fetch_caller_regs(regs, CALLER_ADDR0); |
5331d7b8 FW |
1048 | } |
1049 | ||
7e54a5a0 | 1050 | static __always_inline void |
a8b0ca17 | 1051 | perf_sw_event(u32 event_id, u64 nr, struct pt_regs *regs, u64 addr) |
e49a5bd3 | 1052 | { |
86038c5e PZI |
1053 | if (static_key_false(&perf_swevent_enabled[event_id])) |
1054 | __perf_sw_event(event_id, nr, regs, addr); | |
1055 | } | |
1056 | ||
1057 | DECLARE_PER_CPU(struct pt_regs, __perf_regs[4]); | |
7e54a5a0 | 1058 | |
86038c5e PZI |
1059 | /* |
1060 | * 'Special' version for the scheduler, it hard assumes no recursion, | |
1061 | * which is guaranteed by us not actually scheduling inside other swevents | |
1062 | * because those disable preemption. | |
1063 | */ | |
1064 | static __always_inline void | |
1065 | perf_sw_event_sched(u32 event_id, u64 nr, u64 addr) | |
1066 | { | |
c5905afb | 1067 | if (static_key_false(&perf_swevent_enabled[event_id])) { |
86038c5e PZI |
1068 | struct pt_regs *regs = this_cpu_ptr(&__perf_regs[0]); |
1069 | ||
1070 | perf_fetch_caller_regs(regs); | |
1071 | ___perf_sw_event(event_id, nr, regs, addr); | |
e49a5bd3 FW |
1072 | } |
1073 | } | |
1074 | ||
9107c89e | 1075 | extern struct static_key_false perf_sched_events; |
ee6dcfa4 | 1076 | |
ff303e66 PZ |
1077 | static __always_inline bool |
1078 | perf_sw_migrate_enabled(void) | |
1079 | { | |
1080 | if (static_key_false(&perf_swevent_enabled[PERF_COUNT_SW_CPU_MIGRATIONS])) | |
1081 | return true; | |
1082 | return false; | |
1083 | } | |
1084 | ||
1085 | static inline void perf_event_task_migrate(struct task_struct *task) | |
1086 | { | |
1087 | if (perf_sw_migrate_enabled()) | |
1088 | task->sched_migrated = 1; | |
1089 | } | |
1090 | ||
ab0cce56 | 1091 | static inline void perf_event_task_sched_in(struct task_struct *prev, |
a8d757ef | 1092 | struct task_struct *task) |
ab0cce56 | 1093 | { |
9107c89e | 1094 | if (static_branch_unlikely(&perf_sched_events)) |
ab0cce56 | 1095 | __perf_event_task_sched_in(prev, task); |
ff303e66 PZ |
1096 | |
1097 | if (perf_sw_migrate_enabled() && task->sched_migrated) { | |
1098 | struct pt_regs *regs = this_cpu_ptr(&__perf_regs[0]); | |
1099 | ||
1100 | perf_fetch_caller_regs(regs); | |
1101 | ___perf_sw_event(PERF_COUNT_SW_CPU_MIGRATIONS, 1, regs, 0); | |
1102 | task->sched_migrated = 0; | |
1103 | } | |
ab0cce56 JO |
1104 | } |
1105 | ||
1106 | static inline void perf_event_task_sched_out(struct task_struct *prev, | |
1107 | struct task_struct *next) | |
ee6dcfa4 | 1108 | { |
86038c5e | 1109 | perf_sw_event_sched(PERF_COUNT_SW_CONTEXT_SWITCHES, 1, 0); |
ee6dcfa4 | 1110 | |
9107c89e | 1111 | if (static_branch_unlikely(&perf_sched_events)) |
ab0cce56 | 1112 | __perf_event_task_sched_out(prev, next); |
ee6dcfa4 PZ |
1113 | } |
1114 | ||
3af9e859 | 1115 | extern void perf_event_mmap(struct vm_area_struct *vma); |
39447b38 | 1116 | extern struct perf_guest_info_callbacks *perf_guest_cbs; |
dcf46b94 ZY |
1117 | extern int perf_register_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks); |
1118 | extern int perf_unregister_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks); | |
39447b38 | 1119 | |
e041e328 | 1120 | extern void perf_event_exec(void); |
82b89778 | 1121 | extern void perf_event_comm(struct task_struct *tsk, bool exec); |
e4222673 | 1122 | extern void perf_event_namespaces(struct task_struct *tsk); |
cdd6c482 | 1123 | extern void perf_event_fork(struct task_struct *tsk); |
8d1b2d93 | 1124 | |
56962b44 FW |
1125 | /* Callchains */ |
1126 | DECLARE_PER_CPU(struct perf_callchain_entry, perf_callchain_entry); | |
1127 | ||
cfbcf468 ACM |
1128 | extern void perf_callchain_user(struct perf_callchain_entry_ctx *entry, struct pt_regs *regs); |
1129 | extern void perf_callchain_kernel(struct perf_callchain_entry_ctx *entry, struct pt_regs *regs); | |
568b329a AS |
1130 | extern struct perf_callchain_entry * |
1131 | get_perf_callchain(struct pt_regs *regs, u32 init_nr, bool kernel, bool user, | |
cfbcf468 | 1132 | u32 max_stack, bool crosstask, bool add_mark); |
97c79a38 | 1133 | extern int get_callchain_buffers(int max_stack); |
568b329a | 1134 | extern void put_callchain_buffers(void); |
394ee076 | 1135 | |
c5dfd78e | 1136 | extern int sysctl_perf_event_max_stack; |
c85b0334 | 1137 | extern int sysctl_perf_event_max_contexts_per_stack; |
c5dfd78e | 1138 | |
c85b0334 ACM |
1139 | static inline int perf_callchain_store_context(struct perf_callchain_entry_ctx *ctx, u64 ip) |
1140 | { | |
1141 | if (ctx->contexts < sysctl_perf_event_max_contexts_per_stack) { | |
1142 | struct perf_callchain_entry *entry = ctx->entry; | |
1143 | entry->ip[entry->nr++] = ip; | |
1144 | ++ctx->contexts; | |
1145 | return 0; | |
1146 | } else { | |
1147 | ctx->contexts_maxed = true; | |
1148 | return -1; /* no more room, stop walking the stack */ | |
1149 | } | |
1150 | } | |
3e4de4ec | 1151 | |
cfbcf468 | 1152 | static inline int perf_callchain_store(struct perf_callchain_entry_ctx *ctx, u64 ip) |
70791ce9 | 1153 | { |
c85b0334 | 1154 | if (ctx->nr < ctx->max_stack && !ctx->contexts_maxed) { |
3b1fff08 | 1155 | struct perf_callchain_entry *entry = ctx->entry; |
70791ce9 | 1156 | entry->ip[entry->nr++] = ip; |
3b1fff08 | 1157 | ++ctx->nr; |
568b329a AS |
1158 | return 0; |
1159 | } else { | |
1160 | return -1; /* no more room, stop walking the stack */ | |
1161 | } | |
70791ce9 | 1162 | } |
394ee076 | 1163 | |
cdd6c482 IM |
1164 | extern int sysctl_perf_event_paranoid; |
1165 | extern int sysctl_perf_event_mlock; | |
1166 | extern int sysctl_perf_event_sample_rate; | |
14c63f17 DH |
1167 | extern int sysctl_perf_cpu_time_max_percent; |
1168 | ||
1169 | extern void perf_sample_event_took(u64 sample_len_ns); | |
1ccd1549 | 1170 | |
163ec435 PZ |
1171 | extern int perf_proc_update_handler(struct ctl_table *table, int write, |
1172 | void __user *buffer, size_t *lenp, | |
1173 | loff_t *ppos); | |
14c63f17 DH |
1174 | extern int perf_cpu_time_max_percent_handler(struct ctl_table *table, int write, |
1175 | void __user *buffer, size_t *lenp, | |
1176 | loff_t *ppos); | |
1177 | ||
c5dfd78e ACM |
1178 | int perf_event_max_stack_handler(struct ctl_table *table, int write, |
1179 | void __user *buffer, size_t *lenp, loff_t *ppos); | |
163ec435 | 1180 | |
320ebf09 PZ |
1181 | static inline bool perf_paranoid_tracepoint_raw(void) |
1182 | { | |
1183 | return sysctl_perf_event_paranoid > -1; | |
1184 | } | |
1185 | ||
1186 | static inline bool perf_paranoid_cpu(void) | |
1187 | { | |
1188 | return sysctl_perf_event_paranoid > 0; | |
1189 | } | |
1190 | ||
1191 | static inline bool perf_paranoid_kernel(void) | |
1192 | { | |
1193 | return sysctl_perf_event_paranoid > 1; | |
1194 | } | |
1195 | ||
cdd6c482 | 1196 | extern void perf_event_init(void); |
1e1dcd93 | 1197 | extern void perf_tp_event(u16 event_type, u64 count, void *record, |
1c024eca | 1198 | int entry_size, struct pt_regs *regs, |
e6dab5ff | 1199 | struct hlist_head *head, int rctx, |
8fd0fbbe | 1200 | struct task_struct *task); |
24f1e32c | 1201 | extern void perf_bp_event(struct perf_event *event, void *data); |
0d905bca | 1202 | |
9d23a90a | 1203 | #ifndef perf_misc_flags |
e7e7ee2e IM |
1204 | # define perf_misc_flags(regs) \ |
1205 | (user_mode(regs) ? PERF_RECORD_MISC_USER : PERF_RECORD_MISC_KERNEL) | |
1206 | # define perf_instruction_pointer(regs) instruction_pointer(regs) | |
9d23a90a | 1207 | #endif |
c895f6f7 HB |
1208 | #ifndef perf_arch_bpf_user_pt_regs |
1209 | # define perf_arch_bpf_user_pt_regs(regs) regs | |
1210 | #endif | |
9d23a90a | 1211 | |
bce38cd5 SE |
1212 | static inline bool has_branch_stack(struct perf_event *event) |
1213 | { | |
1214 | return event->attr.sample_type & PERF_SAMPLE_BRANCH_STACK; | |
a46a2300 YZ |
1215 | } |
1216 | ||
1217 | static inline bool needs_branch_stack(struct perf_event *event) | |
1218 | { | |
1219 | return event->attr.branch_sample_type != 0; | |
bce38cd5 SE |
1220 | } |
1221 | ||
45bfb2e5 PZ |
1222 | static inline bool has_aux(struct perf_event *event) |
1223 | { | |
1224 | return event->pmu->setup_aux; | |
1225 | } | |
1226 | ||
9ecda41a WN |
1227 | static inline bool is_write_backward(struct perf_event *event) |
1228 | { | |
1229 | return !!event->attr.write_backward; | |
1230 | } | |
1231 | ||
375637bc AS |
1232 | static inline bool has_addr_filter(struct perf_event *event) |
1233 | { | |
1234 | return event->pmu->nr_addr_filters; | |
1235 | } | |
1236 | ||
1237 | /* | |
1238 | * An inherited event uses parent's filters | |
1239 | */ | |
1240 | static inline struct perf_addr_filters_head * | |
1241 | perf_event_addr_filters(struct perf_event *event) | |
1242 | { | |
1243 | struct perf_addr_filters_head *ifh = &event->addr_filters; | |
1244 | ||
1245 | if (event->parent) | |
1246 | ifh = &event->parent->addr_filters; | |
1247 | ||
1248 | return ifh; | |
1249 | } | |
1250 | ||
1251 | extern void perf_event_addr_filters_sync(struct perf_event *event); | |
1252 | ||
5622f295 | 1253 | extern int perf_output_begin(struct perf_output_handle *handle, |
a7ac67ea | 1254 | struct perf_event *event, unsigned int size); |
9ecda41a WN |
1255 | extern int perf_output_begin_forward(struct perf_output_handle *handle, |
1256 | struct perf_event *event, | |
1257 | unsigned int size); | |
1258 | extern int perf_output_begin_backward(struct perf_output_handle *handle, | |
1259 | struct perf_event *event, | |
1260 | unsigned int size); | |
1261 | ||
5622f295 | 1262 | extern void perf_output_end(struct perf_output_handle *handle); |
91d7753a | 1263 | extern unsigned int perf_output_copy(struct perf_output_handle *handle, |
5622f295 | 1264 | const void *buf, unsigned int len); |
5685e0ff JO |
1265 | extern unsigned int perf_output_skip(struct perf_output_handle *handle, |
1266 | unsigned int len); | |
4ed7c92d PZ |
1267 | extern int perf_swevent_get_recursion_context(void); |
1268 | extern void perf_swevent_put_recursion_context(int rctx); | |
ab573844 | 1269 | extern u64 perf_swevent_set_period(struct perf_event *event); |
44234adc FW |
1270 | extern void perf_event_enable(struct perf_event *event); |
1271 | extern void perf_event_disable(struct perf_event *event); | |
fae3fde6 | 1272 | extern void perf_event_disable_local(struct perf_event *event); |
5aab90ce | 1273 | extern void perf_event_disable_inatomic(struct perf_event *event); |
e9d2b064 | 1274 | extern void perf_event_task_tick(void); |
475113d9 | 1275 | extern int perf_event_account_interrupt(struct perf_event *event); |
e041e328 | 1276 | #else /* !CONFIG_PERF_EVENTS: */ |
fdc26706 AS |
1277 | static inline void * |
1278 | perf_aux_output_begin(struct perf_output_handle *handle, | |
1279 | struct perf_event *event) { return NULL; } | |
1280 | static inline void | |
f4c0b0aa WD |
1281 | perf_aux_output_end(struct perf_output_handle *handle, unsigned long size) |
1282 | { } | |
fdc26706 AS |
1283 | static inline int |
1284 | perf_aux_output_skip(struct perf_output_handle *handle, | |
1285 | unsigned long size) { return -EINVAL; } | |
1286 | static inline void * | |
1287 | perf_get_aux(struct perf_output_handle *handle) { return NULL; } | |
0793a61d | 1288 | static inline void |
ff303e66 PZ |
1289 | perf_event_task_migrate(struct task_struct *task) { } |
1290 | static inline void | |
ab0cce56 JO |
1291 | perf_event_task_sched_in(struct task_struct *prev, |
1292 | struct task_struct *task) { } | |
1293 | static inline void | |
1294 | perf_event_task_sched_out(struct task_struct *prev, | |
1295 | struct task_struct *next) { } | |
cdd6c482 IM |
1296 | static inline int perf_event_init_task(struct task_struct *child) { return 0; } |
1297 | static inline void perf_event_exit_task(struct task_struct *child) { } | |
1298 | static inline void perf_event_free_task(struct task_struct *task) { } | |
4e231c79 | 1299 | static inline void perf_event_delayed_put(struct task_struct *task) { } |
e03e7ee3 | 1300 | static inline struct file *perf_event_get(unsigned int fd) { return ERR_PTR(-EINVAL); } |
f8d959a5 YS |
1301 | static inline const struct perf_event *perf_get_event(struct file *file) |
1302 | { | |
1303 | return ERR_PTR(-EINVAL); | |
1304 | } | |
ffe8690c KX |
1305 | static inline const struct perf_event_attr *perf_event_attrs(struct perf_event *event) |
1306 | { | |
1307 | return ERR_PTR(-EINVAL); | |
1308 | } | |
7d9285e8 YS |
1309 | static inline int perf_event_read_local(struct perf_event *event, u64 *value, |
1310 | u64 *enabled, u64 *running) | |
f91840a3 AS |
1311 | { |
1312 | return -EINVAL; | |
1313 | } | |
57c0c15b | 1314 | static inline void perf_event_print_debug(void) { } |
57c0c15b IM |
1315 | static inline int perf_event_task_disable(void) { return -EINVAL; } |
1316 | static inline int perf_event_task_enable(void) { return -EINVAL; } | |
26ca5c11 AK |
1317 | static inline int perf_event_refresh(struct perf_event *event, int refresh) |
1318 | { | |
1319 | return -EINVAL; | |
1320 | } | |
15dbf27c | 1321 | |
925d519a | 1322 | static inline void |
a8b0ca17 | 1323 | perf_sw_event(u32 event_id, u64 nr, struct pt_regs *regs, u64 addr) { } |
24f1e32c | 1324 | static inline void |
86038c5e PZI |
1325 | perf_sw_event_sched(u32 event_id, u64 nr, u64 addr) { } |
1326 | static inline void | |
184f412c | 1327 | perf_bp_event(struct perf_event *event, void *data) { } |
0a4a9391 | 1328 | |
39447b38 | 1329 | static inline int perf_register_guest_info_callbacks |
e7e7ee2e | 1330 | (struct perf_guest_info_callbacks *callbacks) { return 0; } |
39447b38 | 1331 | static inline int perf_unregister_guest_info_callbacks |
e7e7ee2e | 1332 | (struct perf_guest_info_callbacks *callbacks) { return 0; } |
39447b38 | 1333 | |
57c0c15b | 1334 | static inline void perf_event_mmap(struct vm_area_struct *vma) { } |
e041e328 | 1335 | static inline void perf_event_exec(void) { } |
82b89778 | 1336 | static inline void perf_event_comm(struct task_struct *tsk, bool exec) { } |
e4222673 | 1337 | static inline void perf_event_namespaces(struct task_struct *tsk) { } |
cdd6c482 IM |
1338 | static inline void perf_event_fork(struct task_struct *tsk) { } |
1339 | static inline void perf_event_init(void) { } | |
184f412c | 1340 | static inline int perf_swevent_get_recursion_context(void) { return -1; } |
4ed7c92d | 1341 | static inline void perf_swevent_put_recursion_context(int rctx) { } |
ab573844 | 1342 | static inline u64 perf_swevent_set_period(struct perf_event *event) { return 0; } |
44234adc FW |
1343 | static inline void perf_event_enable(struct perf_event *event) { } |
1344 | static inline void perf_event_disable(struct perf_event *event) { } | |
500ad2d8 | 1345 | static inline int __perf_event_disable(void *info) { return -1; } |
e9d2b064 | 1346 | static inline void perf_event_task_tick(void) { } |
ffe8690c | 1347 | static inline int perf_event_release_kernel(struct perf_event *event) { return 0; } |
0793a61d TG |
1348 | #endif |
1349 | ||
6c4d3bc9 DR |
1350 | #if defined(CONFIG_PERF_EVENTS) && defined(CONFIG_CPU_SUP_INTEL) |
1351 | extern void perf_restore_debug_store(void); | |
1352 | #else | |
1d9d8639 | 1353 | static inline void perf_restore_debug_store(void) { } |
0793a61d TG |
1354 | #endif |
1355 | ||
7e3f977e DB |
1356 | static __always_inline bool perf_raw_frag_last(const struct perf_raw_frag *frag) |
1357 | { | |
1358 | return frag->pad < sizeof(u64); | |
1359 | } | |
1360 | ||
e7e7ee2e | 1361 | #define perf_output_put(handle, x) perf_output_copy((handle), &(x), sizeof(x)) |
5622f295 | 1362 | |
2663960c SB |
1363 | struct perf_pmu_events_attr { |
1364 | struct device_attribute attr; | |
1365 | u64 id; | |
3a54aaa0 | 1366 | const char *event_str; |
2663960c SB |
1367 | }; |
1368 | ||
fc07e9f9 AK |
1369 | struct perf_pmu_events_ht_attr { |
1370 | struct device_attribute attr; | |
1371 | u64 id; | |
1372 | const char *event_str_ht; | |
1373 | const char *event_str_noht; | |
1374 | }; | |
1375 | ||
fd979c01 CS |
1376 | ssize_t perf_event_sysfs_show(struct device *dev, struct device_attribute *attr, |
1377 | char *page); | |
1378 | ||
2663960c SB |
1379 | #define PMU_EVENT_ATTR(_name, _var, _id, _show) \ |
1380 | static struct perf_pmu_events_attr _var = { \ | |
1381 | .attr = __ATTR(_name, 0444, _show, NULL), \ | |
1382 | .id = _id, \ | |
1383 | }; | |
1384 | ||
f0405b81 CS |
1385 | #define PMU_EVENT_ATTR_STRING(_name, _var, _str) \ |
1386 | static struct perf_pmu_events_attr _var = { \ | |
1387 | .attr = __ATTR(_name, 0444, perf_event_sysfs_show, NULL), \ | |
1388 | .id = 0, \ | |
1389 | .event_str = _str, \ | |
1390 | }; | |
1391 | ||
641cc938 JO |
1392 | #define PMU_FORMAT_ATTR(_name, _format) \ |
1393 | static ssize_t \ | |
1394 | _name##_show(struct device *dev, \ | |
1395 | struct device_attribute *attr, \ | |
1396 | char *page) \ | |
1397 | { \ | |
1398 | BUILD_BUG_ON(sizeof(_format) >= PAGE_SIZE); \ | |
1399 | return sprintf(page, _format "\n"); \ | |
1400 | } \ | |
1401 | \ | |
1402 | static struct device_attribute format_attr_##_name = __ATTR_RO(_name) | |
1403 | ||
00e16c3d TG |
1404 | /* Performance counter hotplug functions */ |
1405 | #ifdef CONFIG_PERF_EVENTS | |
1406 | int perf_event_init_cpu(unsigned int cpu); | |
1407 | int perf_event_exit_cpu(unsigned int cpu); | |
1408 | #else | |
1409 | #define perf_event_init_cpu NULL | |
1410 | #define perf_event_exit_cpu NULL | |
1411 | #endif | |
1412 | ||
cdd6c482 | 1413 | #endif /* _LINUX_PERF_EVENT_H */ |