Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1da177e4 LT |
2 | /* |
3 | * pci.h | |
4 | * | |
5 | * PCI defines and function prototypes | |
6 | * Copyright 1994, Drew Eckhardt | |
7 | * Copyright 1997--1999 Martin Mares <mj@ucw.cz> | |
8 | * | |
7ce2e76a KW |
9 | * PCI Express ASPM defines and function prototypes |
10 | * Copyright (c) 2007 Intel Corp. | |
11 | * Zhang Yanmin (yanmin.zhang@intel.com) | |
12 | * Shaohua Li (shaohua.li@intel.com) | |
13 | * | |
1da177e4 LT |
14 | * For more information, please consult the following manuals (look at |
15 | * http://www.pcisig.com/ for how to get them): | |
16 | * | |
17 | * PCI BIOS Specification | |
18 | * PCI Local Bus Specification | |
19 | * PCI to PCI Bridge Specification | |
7ce2e76a | 20 | * PCI Express Specification |
1da177e4 LT |
21 | * PCI System Design Guide |
22 | */ | |
1da177e4 LT |
23 | #ifndef LINUX_PCI_H |
24 | #define LINUX_PCI_H | |
25 | ||
1da177e4 | 26 | |
778382e0 DW |
27 | #include <linux/mod_devicetable.h> |
28 | ||
1da177e4 | 29 | #include <linux/types.h> |
98db6f19 | 30 | #include <linux/init.h> |
1da177e4 LT |
31 | #include <linux/ioport.h> |
32 | #include <linux/list.h> | |
4a7fb636 | 33 | #include <linux/compiler.h> |
1da177e4 | 34 | #include <linux/errno.h> |
f46753c5 | 35 | #include <linux/kobject.h> |
60063497 | 36 | #include <linux/atomic.h> |
1da177e4 | 37 | #include <linux/device.h> |
704e8953 | 38 | #include <linux/interrupt.h> |
1388cc96 | 39 | #include <linux/io.h> |
14d76b68 | 40 | #include <linux/resource_ext.h> |
607ca46e | 41 | #include <uapi/linux/pci.h> |
1da177e4 | 42 | |
7e7a43c3 AB |
43 | #include <linux/pci_ids.h> |
44 | ||
d6e055e8 HK |
45 | #define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \ |
46 | PCI_STATUS_SIG_SYSTEM_ERROR | \ | |
47 | PCI_STATUS_REC_MASTER_ABORT | \ | |
48 | PCI_STATUS_REC_TARGET_ABORT | \ | |
49 | PCI_STATUS_SIG_TARGET_ABORT | \ | |
50 | PCI_STATUS_PARITY) | |
51 | ||
85467136 SK |
52 | /* |
53 | * The PCI interface treats multi-function devices as independent | |
54 | * devices. The slot/function address of each device is encoded | |
55 | * in a single byte as follows: | |
56 | * | |
57 | * 7:3 = slot | |
58 | * 2:0 = function | |
f7625980 BH |
59 | * |
60 | * PCI_DEVFN(), PCI_SLOT(), and PCI_FUNC() are defined in uapi/linux/pci.h. | |
85467136 | 61 | * In the interest of not exposing interfaces to user-space unnecessarily, |
f7625980 | 62 | * the following kernel-only defines are being added here. |
85467136 | 63 | */ |
0aa0f5d1 | 64 | #define PCI_DEVID(bus, devfn) ((((u16)(bus)) << 8) | (devfn)) |
85467136 SK |
65 | /* return bus from PCI devid = ((u16)bus_number) << 8) | devfn */ |
66 | #define PCI_BUS_NUM(x) (((x) >> 8) & 0xff) | |
67 | ||
f46753c5 AC |
68 | /* pci_slot represents a physical slot */ |
69 | struct pci_slot { | |
0aa0f5d1 BH |
70 | struct pci_bus *bus; /* Bus this slot is on */ |
71 | struct list_head list; /* Node in list of slots */ | |
72 | struct hotplug_slot *hotplug; /* Hotplug info (move here) */ | |
73 | unsigned char number; /* PCI_SLOT(pci_dev->devfn) */ | |
74 | struct kobject kobj; | |
f46753c5 AC |
75 | }; |
76 | ||
0ad772ec AC |
77 | static inline const char *pci_slot_name(const struct pci_slot *slot) |
78 | { | |
79 | return kobject_name(&slot->kobj); | |
80 | } | |
81 | ||
1da177e4 LT |
82 | /* File state for mmap()s on /proc/bus/pci/X/Y */ |
83 | enum pci_mmap_state { | |
84 | pci_mmap_io, | |
85 | pci_mmap_mem | |
86 | }; | |
87 | ||
0aa0f5d1 | 88 | /* For PCI devices, the region numbers are assigned this way: */ |
fde09c6d YZ |
89 | enum { |
90 | /* #0-5: standard PCI resources */ | |
91 | PCI_STD_RESOURCES, | |
c9c13ba4 | 92 | PCI_STD_RESOURCE_END = PCI_STD_RESOURCES + PCI_STD_NUM_BARS - 1, |
fde09c6d YZ |
93 | |
94 | /* #6: expansion ROM resource */ | |
95 | PCI_ROM_RESOURCE, | |
96 | ||
0aa0f5d1 | 97 | /* Device-specific resources */ |
d1b054da YZ |
98 | #ifdef CONFIG_PCI_IOV |
99 | PCI_IOV_RESOURCES, | |
100 | PCI_IOV_RESOURCE_END = PCI_IOV_RESOURCES + PCI_SRIOV_NUM_BARS - 1, | |
101 | #endif | |
102 | ||
6e0688db KW |
103 | /* PCI-to-PCI (P2P) bridge windows */ |
104 | #define PCI_BRIDGE_IO_WINDOW (PCI_BRIDGE_RESOURCES + 0) | |
105 | #define PCI_BRIDGE_MEM_WINDOW (PCI_BRIDGE_RESOURCES + 1) | |
106 | #define PCI_BRIDGE_PREF_MEM_WINDOW (PCI_BRIDGE_RESOURCES + 2) | |
107 | ||
108 | /* CardBus bridge windows */ | |
109 | #define PCI_CB_BRIDGE_IO_0_WINDOW (PCI_BRIDGE_RESOURCES + 0) | |
110 | #define PCI_CB_BRIDGE_IO_1_WINDOW (PCI_BRIDGE_RESOURCES + 1) | |
111 | #define PCI_CB_BRIDGE_MEM_0_WINDOW (PCI_BRIDGE_RESOURCES + 2) | |
112 | #define PCI_CB_BRIDGE_MEM_1_WINDOW (PCI_BRIDGE_RESOURCES + 3) | |
113 | ||
114 | /* Total number of bridge resources for P2P and CardBus */ | |
fde09c6d YZ |
115 | #define PCI_BRIDGE_RESOURCE_NUM 4 |
116 | ||
6e0688db | 117 | /* Resources assigned to buses behind the bridge */ |
fde09c6d YZ |
118 | PCI_BRIDGE_RESOURCES, |
119 | PCI_BRIDGE_RESOURCE_END = PCI_BRIDGE_RESOURCES + | |
120 | PCI_BRIDGE_RESOURCE_NUM - 1, | |
121 | ||
0aa0f5d1 | 122 | /* Total resources associated with a PCI device */ |
fde09c6d YZ |
123 | PCI_NUM_RESOURCES, |
124 | ||
0aa0f5d1 | 125 | /* Preserve this for compatibility */ |
cda57bf9 | 126 | DEVICE_COUNT_RESOURCE = PCI_NUM_RESOURCES, |
fde09c6d | 127 | }; |
1da177e4 | 128 | |
b352baf1 PB |
129 | /** |
130 | * enum pci_interrupt_pin - PCI INTx interrupt values | |
131 | * @PCI_INTERRUPT_UNKNOWN: Unknown or unassigned interrupt | |
132 | * @PCI_INTERRUPT_INTA: PCI INTA pin | |
133 | * @PCI_INTERRUPT_INTB: PCI INTB pin | |
134 | * @PCI_INTERRUPT_INTC: PCI INTC pin | |
135 | * @PCI_INTERRUPT_INTD: PCI INTD pin | |
136 | * | |
137 | * Corresponds to values for legacy PCI INTx interrupts, as can be found in the | |
138 | * PCI_INTERRUPT_PIN register. | |
139 | */ | |
140 | enum pci_interrupt_pin { | |
141 | PCI_INTERRUPT_UNKNOWN, | |
142 | PCI_INTERRUPT_INTA, | |
143 | PCI_INTERRUPT_INTB, | |
144 | PCI_INTERRUPT_INTC, | |
145 | PCI_INTERRUPT_INTD, | |
146 | }; | |
147 | ||
148 | /* The number of legacy PCI INTx interrupts */ | |
149 | #define PCI_NUM_INTX 4 | |
150 | ||
224abb67 BH |
151 | /* |
152 | * pci_power_t values must match the bits in the Capabilities PME_Support | |
153 | * and Control/Status PowerState fields in the Power Management capability. | |
154 | */ | |
1da177e4 LT |
155 | typedef int __bitwise pci_power_t; |
156 | ||
4352dfd5 GKH |
157 | #define PCI_D0 ((pci_power_t __force) 0) |
158 | #define PCI_D1 ((pci_power_t __force) 1) | |
159 | #define PCI_D2 ((pci_power_t __force) 2) | |
1da177e4 LT |
160 | #define PCI_D3hot ((pci_power_t __force) 3) |
161 | #define PCI_D3cold ((pci_power_t __force) 4) | |
3fe9d19f | 162 | #define PCI_UNKNOWN ((pci_power_t __force) 5) |
438510f6 | 163 | #define PCI_POWER_ERROR ((pci_power_t __force) -1) |
1da177e4 | 164 | |
00240c38 AS |
165 | /* Remember to update this when the list above changes! */ |
166 | extern const char *pci_power_names[]; | |
167 | ||
168 | static inline const char *pci_power_name(pci_power_t state) | |
169 | { | |
9661e783 | 170 | return pci_power_names[1 + (__force int) state]; |
00240c38 AS |
171 | } |
172 | ||
0aa0f5d1 | 173 | /** |
229b4e07 CD |
174 | * typedef pci_channel_state_t |
175 | * | |
0aa0f5d1 BH |
176 | * The pci_channel state describes connectivity between the CPU and |
177 | * the PCI device. If some PCI bus between here and the PCI device | |
178 | * has crashed or locked up, this info is reflected here. | |
392a1ce7 | 179 | */ |
180 | typedef unsigned int __bitwise pci_channel_state_t; | |
181 | ||
16d79cd4 | 182 | enum { |
392a1ce7 | 183 | /* I/O channel is in normal state */ |
184 | pci_channel_io_normal = (__force pci_channel_state_t) 1, | |
185 | ||
186 | /* I/O to channel is blocked */ | |
187 | pci_channel_io_frozen = (__force pci_channel_state_t) 2, | |
188 | ||
189 | /* PCI card is dead */ | |
190 | pci_channel_io_perm_failure = (__force pci_channel_state_t) 3, | |
191 | }; | |
192 | ||
f7bdd12d BK |
193 | typedef unsigned int __bitwise pcie_reset_state_t; |
194 | ||
195 | enum pcie_reset_state { | |
196 | /* Reset is NOT asserted (Use to deassert reset) */ | |
197 | pcie_deassert_reset = (__force pcie_reset_state_t) 1, | |
198 | ||
f7625980 | 199 | /* Use #PERST to reset PCIe device */ |
f7bdd12d BK |
200 | pcie_warm_reset = (__force pcie_reset_state_t) 2, |
201 | ||
f7625980 | 202 | /* Use PCIe Hot Reset to reset device */ |
f7bdd12d BK |
203 | pcie_hot_reset = (__force pcie_reset_state_t) 3 |
204 | }; | |
205 | ||
ba698ad4 DM |
206 | typedef unsigned short __bitwise pci_dev_flags_t; |
207 | enum pci_dev_flags { | |
0aa0f5d1 | 208 | /* INTX_DISABLE in PCI_COMMAND register disables MSI too */ |
6b121592 | 209 | PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) (1 << 0), |
979b1791 | 210 | /* Device configuration is irrevocably lost if disabled into D3 */ |
6b121592 | 211 | PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) (1 << 1), |
6777829c | 212 | /* Provide indication device is assigned by a Virtual Machine Manager */ |
6b121592 | 213 | PCI_DEV_FLAGS_ASSIGNED = (__force pci_dev_flags_t) (1 << 2), |
5757a769 | 214 | /* Flag for quirk use to store if quirk-specific ACS is enabled */ |
6b121592 | 215 | PCI_DEV_FLAGS_ACS_ENABLED_QUIRK = (__force pci_dev_flags_t) (1 << 3), |
c8fe16e3 AW |
216 | /* Use a PCIe-to-PCI bridge alias even if !pci_is_pcie */ |
217 | PCI_DEV_FLAG_PCIE_BRIDGE_ALIAS = (__force pci_dev_flags_t) (1 << 5), | |
f331a859 AW |
218 | /* Do not use bus resets for device */ |
219 | PCI_DEV_FLAGS_NO_BUS_RESET = (__force pci_dev_flags_t) (1 << 6), | |
51e53738 AW |
220 | /* Do not use PM reset even if device advertises NoSoftRst- */ |
221 | PCI_DEV_FLAGS_NO_PM_RESET = (__force pci_dev_flags_t) (1 << 7), | |
932c435c MR |
222 | /* Get VPD from function 0 VPD */ |
223 | PCI_DEV_FLAGS_VPD_REF_F0 = (__force pci_dev_flags_t) (1 << 8), | |
0aa0f5d1 | 224 | /* A non-root bridge where translation occurs, stop alias search here */ |
ffff8858 | 225 | PCI_DEV_FLAGS_BRIDGE_XLATE_ROOT = (__force pci_dev_flags_t) (1 << 9), |
f65fd1aa SN |
226 | /* Do not use FLR even if device advertises PCI_AF_CAP */ |
227 | PCI_DEV_FLAGS_NO_FLR_RESET = (__force pci_dev_flags_t) (1 << 10), | |
a99b646a | 228 | /* Don't use Relaxed Ordering for TLPs directed at this device */ |
c2eac4d3 | 229 | PCI_DEV_FLAGS_NO_RELAXED_ORDERING = (__force pci_dev_flags_t) (1 << 11), |
ba698ad4 DM |
230 | }; |
231 | ||
e1d3a908 SA |
232 | enum pci_irq_reroute_variant { |
233 | INTEL_IRQ_REROUTE_VARIANT = 1, | |
234 | MAX_IRQ_REROUTE_VARIANTS = 3 | |
235 | }; | |
236 | ||
6e325a62 MT |
237 | typedef unsigned short __bitwise pci_bus_flags_t; |
238 | enum pci_bus_flags { | |
032c3d86 JD |
239 | PCI_BUS_FLAGS_NO_MSI = (__force pci_bus_flags_t) 1, |
240 | PCI_BUS_FLAGS_NO_MMRBC = (__force pci_bus_flags_t) 2, | |
241 | PCI_BUS_FLAGS_NO_AERSID = (__force pci_bus_flags_t) 4, | |
17e8f0d4 | 242 | PCI_BUS_FLAGS_NO_EXTCFG = (__force pci_bus_flags_t) 8, |
6e325a62 MT |
243 | }; |
244 | ||
0aa0f5d1 | 245 | /* Values from Link Status register, PCIe r3.1, sec 7.8.8 */ |
59da381e JK |
246 | enum pcie_link_width { |
247 | PCIE_LNK_WIDTH_RESRV = 0x00, | |
248 | PCIE_LNK_X1 = 0x01, | |
249 | PCIE_LNK_X2 = 0x02, | |
250 | PCIE_LNK_X4 = 0x04, | |
251 | PCIE_LNK_X8 = 0x08, | |
0aa0f5d1 | 252 | PCIE_LNK_X12 = 0x0c, |
59da381e JK |
253 | PCIE_LNK_X16 = 0x10, |
254 | PCIE_LNK_X32 = 0x20, | |
0aa0f5d1 | 255 | PCIE_LNK_WIDTH_UNKNOWN = 0xff, |
59da381e JK |
256 | }; |
257 | ||
e56faff5 | 258 | /* See matching string table in pci_speed_string() */ |
536c8cb4 MW |
259 | enum pci_bus_speed { |
260 | PCI_SPEED_33MHz = 0x00, | |
261 | PCI_SPEED_66MHz = 0x01, | |
262 | PCI_SPEED_66MHz_PCIX = 0x02, | |
263 | PCI_SPEED_100MHz_PCIX = 0x03, | |
264 | PCI_SPEED_133MHz_PCIX = 0x04, | |
265 | PCI_SPEED_66MHz_PCIX_ECC = 0x05, | |
266 | PCI_SPEED_100MHz_PCIX_ECC = 0x06, | |
267 | PCI_SPEED_133MHz_PCIX_ECC = 0x07, | |
268 | PCI_SPEED_66MHz_PCIX_266 = 0x09, | |
269 | PCI_SPEED_100MHz_PCIX_266 = 0x0a, | |
270 | PCI_SPEED_133MHz_PCIX_266 = 0x0b, | |
45b4cdd5 MW |
271 | AGP_UNKNOWN = 0x0c, |
272 | AGP_1X = 0x0d, | |
273 | AGP_2X = 0x0e, | |
274 | AGP_4X = 0x0f, | |
275 | AGP_8X = 0x10, | |
536c8cb4 MW |
276 | PCI_SPEED_66MHz_PCIX_533 = 0x11, |
277 | PCI_SPEED_100MHz_PCIX_533 = 0x12, | |
278 | PCI_SPEED_133MHz_PCIX_533 = 0x13, | |
279 | PCIE_SPEED_2_5GT = 0x14, | |
280 | PCIE_SPEED_5_0GT = 0x15, | |
9dfd97fe | 281 | PCIE_SPEED_8_0GT = 0x16, |
1acfb9b7 | 282 | PCIE_SPEED_16_0GT = 0x17, |
de76cda2 | 283 | PCIE_SPEED_32_0GT = 0x18, |
34191749 | 284 | PCIE_SPEED_64_0GT = 0x19, |
536c8cb4 MW |
285 | PCI_SPEED_UNKNOWN = 0xff, |
286 | }; | |
287 | ||
576c7218 AD |
288 | enum pci_bus_speed pcie_get_speed_cap(struct pci_dev *dev); |
289 | enum pcie_link_width pcie_get_width_cap(struct pci_dev *dev); | |
290 | ||
24a4742f | 291 | struct pci_cap_saved_data { |
0aa0f5d1 BH |
292 | u16 cap_nr; |
293 | bool cap_extended; | |
294 | unsigned int size; | |
914a1951 | 295 | u32 data[]; |
41017f0c SL |
296 | }; |
297 | ||
24a4742f | 298 | struct pci_cap_saved_state { |
0aa0f5d1 BH |
299 | struct hlist_node next; |
300 | struct pci_cap_saved_data cap; | |
24a4742f AW |
301 | }; |
302 | ||
402723ad | 303 | struct irq_affinity; |
7d715a6c | 304 | struct pcie_link_state; |
ee69439c | 305 | struct pci_vpd; |
d1b054da | 306 | struct pci_sriov; |
52916982 | 307 | struct pci_p2pdma; |
90655631 | 308 | struct rcec_ea; |
ee69439c | 309 | |
0aa0f5d1 | 310 | /* The pci_dev structure describes PCI devices */ |
1da177e4 | 311 | struct pci_dev { |
0aa0f5d1 BH |
312 | struct list_head bus_list; /* Node in per-bus list */ |
313 | struct pci_bus *bus; /* Bus this device is on */ | |
314 | struct pci_bus *subordinate; /* Bus this device bridges to */ | |
1da177e4 | 315 | |
0aa0f5d1 BH |
316 | void *sysdata; /* Hook for sys-specific extension */ |
317 | struct proc_dir_entry *procent; /* Device entry in /proc/bus/pci */ | |
f46753c5 | 318 | struct pci_slot *slot; /* Physical slot this device is in */ |
1da177e4 | 319 | |
0aa0f5d1 | 320 | unsigned int devfn; /* Encoded device & function index */ |
1da177e4 LT |
321 | unsigned short vendor; |
322 | unsigned short device; | |
323 | unsigned short subsystem_vendor; | |
324 | unsigned short subsystem_device; | |
325 | unsigned int class; /* 3 bytes: (base,sub,prog-if) */ | |
b8a3a521 | 326 | u8 revision; /* PCI revision, low byte of class word */ |
1da177e4 | 327 | u8 hdr_type; /* PCI header type (`multi' flag masked out) */ |
66b80809 KB |
328 | #ifdef CONFIG_PCIEAER |
329 | u16 aer_cap; /* AER capability offset */ | |
db89ccbe | 330 | struct aer_stats *aer_stats; /* AER stats for this device */ |
90655631 SK |
331 | #endif |
332 | #ifdef CONFIG_PCIEPORTBUS | |
333 | struct rcec_ea *rcec_ea; /* RCEC cached endpoint association */ | |
507b460f | 334 | struct pci_dev *rcec; /* Associated RCEC device */ |
66b80809 | 335 | #endif |
f7625980 | 336 | u8 pcie_cap; /* PCIe capability offset */ |
e375b561 GS |
337 | u8 msi_cap; /* MSI capability offset */ |
338 | u8 msix_cap; /* MSI-X capability offset */ | |
f7625980 | 339 | u8 pcie_mpss:3; /* PCIe Max Payload Size Supported */ |
0aa0f5d1 BH |
340 | u8 rom_base_reg; /* Config register controlling ROM */ |
341 | u8 pin; /* Interrupt pin this device uses */ | |
342 | u16 pcie_flags_reg; /* Cached PCIe Capabilities Register */ | |
343 | unsigned long *dma_alias_mask;/* Mask of enabled devfn aliases */ | |
1da177e4 | 344 | |
0aa0f5d1 | 345 | struct pci_driver *driver; /* Driver bound to this device */ |
1da177e4 LT |
346 | u64 dma_mask; /* Mask of the bits of bus address this |
347 | device implements. Normally this is | |
348 | 0xffffffff. You only need to change | |
349 | this if your device has broken DMA | |
350 | or supports 64-bit transfers. */ | |
351 | ||
4d57cdfa FT |
352 | struct device_dma_parameters dma_parms; |
353 | ||
0aa0f5d1 BH |
354 | pci_power_t current_state; /* Current operating state. In ACPI, |
355 | this is D0-D3, D0 being fully | |
356 | functional, and D3 being off. */ | |
d6112f8d | 357 | unsigned int imm_ready:1; /* Supports Immediate Readiness */ |
703860ed | 358 | u8 pm_cap; /* PM capability offset */ |
337001b6 RW |
359 | unsigned int pme_support:5; /* Bitmask of states from which PME# |
360 | can be generated */ | |
379021d5 | 361 | unsigned int pme_poll:1; /* Poll device's PME status bit */ |
337001b6 RW |
362 | unsigned int d1_support:1; /* Low power state D1 is supported */ |
363 | unsigned int d2_support:1; /* Low power state D2 is supported */ | |
448bd857 HY |
364 | unsigned int no_d1d2:1; /* D1 and D2 are forbidden */ |
365 | unsigned int no_d3cold:1; /* D3cold is forbidden */ | |
9d26d3a8 | 366 | unsigned int bridge_d3:1; /* Allow D3 for bridge */ |
448bd857 | 367 | unsigned int d3cold_allowed:1; /* D3cold is allowed by user */ |
0aa0f5d1 BH |
368 | unsigned int mmio_always_on:1; /* Disallow turning off io/mem |
369 | decoding during BAR sizing */ | |
e80bb09d | 370 | unsigned int wakeup_prepared:1; |
0aa0f5d1 | 371 | unsigned int runtime_d3cold:1; /* Whether go through runtime |
448bd857 HY |
372 | D3cold, not set for devices |
373 | powered on/off by the | |
374 | corresponding bridge */ | |
d491f2b7 | 375 | unsigned int skip_bus_pm:1; /* Internal: Skip bus-level PM */ |
b440bde7 | 376 | unsigned int ignore_hotplug:1; /* Ignore hotplug events */ |
576243b3 KB |
377 | unsigned int hotplug_user_indicators:1; /* SlotCtl indicators |
378 | controlled exclusively by | |
379 | user sysfs */ | |
4ec73791 SM |
380 | unsigned int clear_retrain_link:1; /* Need to clear Retrain Link |
381 | bit manually */ | |
3789af9a | 382 | unsigned int d3hot_delay; /* D3hot->D0 transition time in ms */ |
448bd857 | 383 | unsigned int d3cold_delay; /* D3cold->D0 transition time in ms */ |
1da177e4 | 384 | |
7d715a6c | 385 | #ifdef CONFIG_PCIEASPM |
f7625980 | 386 | struct pcie_link_state *link_state; /* ASPM link state */ |
c46fd358 BH |
387 | unsigned int ltr_path:1; /* Latency Tolerance Reporting |
388 | supported from root to here */ | |
ee8b1c47 | 389 | u16 l1ss; /* L1SS Capability pointer */ |
7d715a6c | 390 | #endif |
7ce3f912 | 391 | unsigned int eetlp_prefix_path:1; /* End-to-End TLP Prefix */ |
7d715a6c | 392 | |
0aa0f5d1 BH |
393 | pci_channel_state_t error_state; /* Current connectivity state */ |
394 | struct device dev; /* Generic device interface */ | |
1da177e4 | 395 | |
0aa0f5d1 | 396 | int cfg_size; /* Size of config space */ |
1da177e4 LT |
397 | |
398 | /* | |
399 | * Instead of touching interrupt line and base address registers | |
400 | * directly, use the values stored here. They might be different! | |
401 | */ | |
402 | unsigned int irq; | |
403 | struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */ | |
404 | ||
0aa0f5d1 BH |
405 | bool match_driver; /* Skip attaching driver */ |
406 | ||
407 | unsigned int transparent:1; /* Subtractive decode bridge */ | |
51c48b31 BH |
408 | unsigned int io_window:1; /* Bridge has I/O window */ |
409 | unsigned int pref_window:1; /* Bridge has pref mem window */ | |
410 | unsigned int pref_64_window:1; /* Pref mem window is 64-bit */ | |
0aa0f5d1 BH |
411 | unsigned int multifunction:1; /* Multi-function device */ |
412 | ||
0aa0f5d1 BH |
413 | unsigned int is_busmaster:1; /* Is busmaster */ |
414 | unsigned int no_msi:1; /* May not use MSI */ | |
f6b6aefe | 415 | unsigned int no_64bit_msi:1; /* May only use 32-bit MSIs */ |
0aa0f5d1 BH |
416 | unsigned int block_cfg_access:1; /* Config space access blocked */ |
417 | unsigned int broken_parity_status:1; /* Generates false positive parity */ | |
418 | unsigned int irq_reroute_variant:2; /* Needs IRQ rerouting variant */ | |
f7625980 | 419 | unsigned int msi_enabled:1; |
99dc804d | 420 | unsigned int msix_enabled:1; |
0aa0f5d1 BH |
421 | unsigned int ari_enabled:1; /* ARI forwarding */ |
422 | unsigned int ats_enabled:1; /* Address Translation Svc */ | |
a4f4fa68 JPB |
423 | unsigned int pasid_enabled:1; /* Process Address Space ID */ |
424 | unsigned int pri_enabled:1; /* Page Request Interface */ | |
9ac7849e | 425 | unsigned int is_managed:1; |
0aa0f5d1 | 426 | unsigned int needs_freset:1; /* Requires fundamental reset */ |
aa8c6c93 | 427 | unsigned int state_saved:1; |
d1b054da | 428 | unsigned int is_physfn:1; |
dd7cc44d | 429 | unsigned int is_virtfn:1; |
711d5779 | 430 | unsigned int reset_fn:1; |
0aa0f5d1 | 431 | unsigned int is_hotplug_bridge:1; |
b03799b0 | 432 | unsigned int shpc_managed:1; /* SHPC owned by shpchp */ |
0aa0f5d1 | 433 | unsigned int is_thunderbolt:1; /* Thunderbolt controller */ |
617654aa MW |
434 | /* |
435 | * Devices marked being untrusted are the ones that can potentially | |
436 | * execute DMA attacks and similar. They are typically connected | |
437 | * through external ports such as Thunderbolt but not limited to | |
438 | * that. When an IOMMU is enabled they should be getting full | |
439 | * mappings to make sure they cannot access arbitrary memory. | |
440 | */ | |
441 | unsigned int untrusted:1; | |
99b50be9 RJ |
442 | /* |
443 | * Info from the platform, e.g., ACPI or device tree, may mark a | |
444 | * device as "external-facing". An external-facing device is | |
445 | * itself internal but devices downstream from it are external. | |
446 | */ | |
447 | unsigned int external_facing:1; | |
0aa0f5d1 BH |
448 | unsigned int broken_intx_masking:1; /* INTx masking can't be used */ |
449 | unsigned int io_window_1k:1; /* Intel bridge 1K I/O windows */ | |
cffe0a2b | 450 | unsigned int irq_managed:1; |
0aa0f5d1 BH |
451 | unsigned int non_compliant_bars:1; /* Broken BARs; ignore them */ |
452 | unsigned int is_probed:1; /* Device probing in progress */ | |
f0157160 | 453 | unsigned int link_active_reporting:1;/* Device capable of reporting link active */ |
aff68a5a | 454 | unsigned int no_vf_scan:1; /* Don't scan for VFs after IOV enablement */ |
12856e7a | 455 | unsigned int no_command_memory:1; /* No PCI_COMMAND_MEMORY */ |
ba698ad4 | 456 | pci_dev_flags_t dev_flags; |
bae94d02 | 457 | atomic_t enable_cnt; /* pci_enable_device has been called */ |
4602b88d | 458 | |
0aa0f5d1 | 459 | u32 saved_config_space[16]; /* Config space saved at suspend time */ |
41017f0c | 460 | struct hlist_head saved_cap_space; |
0aa0f5d1 | 461 | int rom_attr_enabled; /* Display of ROM attribute enabled? */ |
1da177e4 | 462 | struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */ |
45aec1ae | 463 | struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */ |
9bb04a0c | 464 | |
d22b3621 BH |
465 | #ifdef CONFIG_HOTPLUG_PCI_PCIE |
466 | unsigned int broken_cmd_compl:1; /* No compl for some cmds */ | |
467 | #endif | |
9bb04a0c JY |
468 | #ifdef CONFIG_PCIE_PTM |
469 | unsigned int ptm_root:1; | |
470 | unsigned int ptm_enabled:1; | |
8b2ec318 | 471 | u8 ptm_granularity; |
9bb04a0c | 472 | #endif |
ded86d8d | 473 | #ifdef CONFIG_PCI_MSI |
1c51b50c | 474 | const struct attribute_group **msi_irq_groups; |
ded86d8d | 475 | #endif |
94e61088 | 476 | struct pci_vpd *vpd; |
be06c1b4 BH |
477 | #ifdef CONFIG_PCIE_DPC |
478 | u16 dpc_cap; | |
479 | unsigned int dpc_rp_extensions:1; | |
480 | u8 dpc_rp_log_size; | |
481 | #endif | |
466b3ddf | 482 | #ifdef CONFIG_PCI_ATS |
dd7cc44d | 483 | union { |
0aa0f5d1 BH |
484 | struct pci_sriov *sriov; /* PF: SR-IOV info */ |
485 | struct pci_dev *physfn; /* VF: related PF */ | |
dd7cc44d | 486 | }; |
67930995 BH |
487 | u16 ats_cap; /* ATS Capability offset */ |
488 | u8 ats_stu; /* ATS Smallest Translation Unit */ | |
4ebeb1ec CT |
489 | #endif |
490 | #ifdef CONFIG_PCI_PRI | |
c065190b | 491 | u16 pri_cap; /* PRI Capability offset */ |
4ebeb1ec | 492 | u32 pri_reqs_alloc; /* Number of PRI requests allocated */ |
e5adf79a | 493 | unsigned int pasid_required:1; /* PRG Response PASID Required */ |
4ebeb1ec CT |
494 | #endif |
495 | #ifdef CONFIG_PCI_PASID | |
751035b8 | 496 | u16 pasid_cap; /* PASID Capability offset */ |
4ebeb1ec | 497 | u16 pasid_features; |
52916982 LG |
498 | #endif |
499 | #ifdef CONFIG_PCI_P2PDMA | |
ae21f835 | 500 | struct pci_p2pdma __rcu *p2pdma; |
d1b054da | 501 | #endif |
52fbf5bd | 502 | u16 acs_cap; /* ACS Capability offset */ |
0aa0f5d1 BH |
503 | phys_addr_t rom; /* Physical address if not from BAR */ |
504 | size_t romlen; /* Length if not from BAR */ | |
505 | char *driver_override; /* Driver name to force a match */ | |
89ee9f76 | 506 | |
0aa0f5d1 | 507 | unsigned long priv_flags; /* Private flags for the PCI driver */ |
1da177e4 LT |
508 | }; |
509 | ||
dda56549 Y |
510 | static inline struct pci_dev *pci_physfn(struct pci_dev *dev) |
511 | { | |
512 | #ifdef CONFIG_PCI_IOV | |
513 | if (dev->is_virtfn) | |
514 | dev = dev->physfn; | |
515 | #endif | |
dda56549 Y |
516 | return dev; |
517 | } | |
518 | ||
3c6e6ae7 | 519 | struct pci_dev *pci_alloc_dev(struct pci_bus *bus); |
65891215 | 520 | |
1da177e4 LT |
521 | #define to_pci_dev(n) container_of(n, struct pci_dev, dev) |
522 | #define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL) | |
523 | ||
a7369f1f LV |
524 | static inline int pci_channel_offline(struct pci_dev *pdev) |
525 | { | |
526 | return (pdev->error_state != pci_channel_io_normal); | |
527 | } | |
528 | ||
5a21d70d | 529 | struct pci_host_bridge { |
0aa0f5d1 BH |
530 | struct device dev; |
531 | struct pci_bus *bus; /* Root bus */ | |
532 | struct pci_ops *ops; | |
07e29295 | 533 | struct pci_ops *child_ops; |
0aa0f5d1 BH |
534 | void *sysdata; |
535 | int busnr; | |
14d76b68 | 536 | struct list_head windows; /* resource_entry */ |
e80a91ad | 537 | struct list_head dma_ranges; /* dma ranges resource list */ |
0aa0f5d1 | 538 | u8 (*swizzle_irq)(struct pci_dev *, u8 *); /* Platform IRQ swizzler */ |
3aa8a41e | 539 | int (*map_irq)(const struct pci_dev *, u8, u8); |
4fa2649a | 540 | void (*release_fn)(struct pci_host_bridge *); |
0aa0f5d1 | 541 | void *release_data; |
0aa0f5d1 BH |
542 | unsigned int ignore_reset_delay:1; /* For entire hierarchy */ |
543 | unsigned int no_ext_tags:1; /* No Extended Tags */ | |
02bfeb48 | 544 | unsigned int native_aer:1; /* OS may use PCIe AER */ |
9310f0dc | 545 | unsigned int native_pcie_hotplug:1; /* OS may use PCIe hotplug */ |
1df81a6d | 546 | unsigned int native_shpc_hotplug:1; /* OS may use SHPC hotplug */ |
02bfeb48 | 547 | unsigned int native_pme:1; /* OS may use PCIe PME */ |
af8bb9f8 | 548 | unsigned int native_ltr:1; /* OS may use PCIe LTR */ |
ac1c8e35 | 549 | unsigned int native_dpc:1; /* OS may use PCIe DPC */ |
a78cf965 | 550 | unsigned int preserve_config:1; /* Preserve FW resource setup */ |
2c8d5a2d | 551 | unsigned int size_windows:1; /* Enable root bus sizing */ |
94e89b14 | 552 | unsigned int msi_domain:1; /* Bridge wants MSI domain */ |
a78cf965 | 553 | |
7c7a0e94 GP |
554 | /* Resource alignment requirements */ |
555 | resource_size_t (*align_resource)(struct pci_dev *dev, | |
556 | const struct resource *res, | |
557 | resource_size_t start, | |
558 | resource_size_t size, | |
559 | resource_size_t align); | |
914a1951 | 560 | unsigned long private[] ____cacheline_aligned; |
5a21d70d | 561 | }; |
41017f0c | 562 | |
7b543663 | 563 | #define to_pci_host_bridge(n) container_of(n, struct pci_host_bridge, dev) |
7c7a0e94 | 564 | |
59094065 TR |
565 | static inline void *pci_host_bridge_priv(struct pci_host_bridge *bridge) |
566 | { | |
567 | return (void *)bridge->private; | |
568 | } | |
569 | ||
570 | static inline struct pci_host_bridge *pci_host_bridge_from_priv(void *priv) | |
571 | { | |
572 | return container_of(priv, struct pci_host_bridge, private); | |
573 | } | |
574 | ||
a52d1443 | 575 | struct pci_host_bridge *pci_alloc_host_bridge(size_t priv); |
5c3f18cc LP |
576 | struct pci_host_bridge *devm_pci_alloc_host_bridge(struct device *dev, |
577 | size_t priv); | |
dff79b91 | 578 | void pci_free_host_bridge(struct pci_host_bridge *bridge); |
7c7a0e94 GP |
579 | struct pci_host_bridge *pci_find_host_bridge(struct pci_bus *bus); |
580 | ||
4fa2649a | 581 | void pci_set_host_bridge_release(struct pci_host_bridge *bridge, |
0aa0f5d1 BH |
582 | void (*release_fn)(struct pci_host_bridge *), |
583 | void *release_data); | |
7b543663 | 584 | |
6c0cc950 RW |
585 | int pcibios_root_bridge_prepare(struct pci_host_bridge *bridge); |
586 | ||
2fe2abf8 BH |
587 | /* |
588 | * The first PCI_BRIDGE_RESOURCE_NUM PCI bus resources (those that correspond | |
589 | * to P2P or CardBus bridge windows) go in a table. Additional ones (for | |
590 | * buses below host bridges or subtractive decode bridges) go in the list. | |
591 | * Use pci_bus_for_each_resource() to iterate through all the resources. | |
592 | */ | |
593 | ||
594 | /* | |
595 | * PCI_SUBTRACTIVE_DECODE means the bridge forwards the window implicitly | |
596 | * and there's no way to program the bridge with the details of the window. | |
597 | * This does not apply to ACPI _CRS windows, even with the _DEC subtractive- | |
598 | * decode bit set, because they are explicit and can be programmed with _SRS. | |
599 | */ | |
600 | #define PCI_SUBTRACTIVE_DECODE 0x1 | |
601 | ||
602 | struct pci_bus_resource { | |
0aa0f5d1 BH |
603 | struct list_head list; |
604 | struct resource *res; | |
605 | unsigned int flags; | |
2fe2abf8 | 606 | }; |
4352dfd5 GKH |
607 | |
608 | #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */ | |
1da177e4 LT |
609 | |
610 | struct pci_bus { | |
0aa0f5d1 BH |
611 | struct list_head node; /* Node in list of buses */ |
612 | struct pci_bus *parent; /* Parent bus this bridge is on */ | |
613 | struct list_head children; /* List of child buses */ | |
614 | struct list_head devices; /* List of devices on this bus */ | |
615 | struct pci_dev *self; /* Bridge device as seen by parent */ | |
616 | struct list_head slots; /* List of slots on this bus; | |
67546762 | 617 | protected by pci_slot_mutex */ |
2fe2abf8 | 618 | struct resource *resource[PCI_BRIDGE_RESOURCE_NUM]; |
0aa0f5d1 BH |
619 | struct list_head resources; /* Address space routed to this bus */ |
620 | struct resource busn_res; /* Bus numbers routed to this bus */ | |
1da177e4 | 621 | |
0aa0f5d1 | 622 | struct pci_ops *ops; /* Configuration access functions */ |
0aa0f5d1 BH |
623 | void *sysdata; /* Hook for sys-specific extension */ |
624 | struct proc_dir_entry *procdir; /* Directory entry in /proc/bus/pci */ | |
1da177e4 | 625 | |
0aa0f5d1 BH |
626 | unsigned char number; /* Bus number */ |
627 | unsigned char primary; /* Number of primary bridge */ | |
3749c51a MW |
628 | unsigned char max_bus_speed; /* enum pci_bus_speed */ |
629 | unsigned char cur_bus_speed; /* enum pci_bus_speed */ | |
670ba0c8 CM |
630 | #ifdef CONFIG_PCI_DOMAINS_GENERIC |
631 | int domain_nr; | |
632 | #endif | |
1da177e4 LT |
633 | |
634 | char name[48]; | |
635 | ||
0aa0f5d1 BH |
636 | unsigned short bridge_ctl; /* Manage NO_ISA/FBB/et al behaviors */ |
637 | pci_bus_flags_t bus_flags; /* Inherited by child buses */ | |
1da177e4 | 638 | struct device *bridge; |
fd7d1ced | 639 | struct device dev; |
0aa0f5d1 BH |
640 | struct bin_attribute *legacy_io; /* Legacy I/O for this bus */ |
641 | struct bin_attribute *legacy_mem; /* Legacy mem */ | |
cc74d96f | 642 | unsigned int is_added:1; |
1da177e4 LT |
643 | }; |
644 | ||
fd7d1ced | 645 | #define to_pci_bus(n) container_of(n, struct pci_bus, dev) |
1da177e4 | 646 | |
4e544bac HK |
647 | static inline u16 pci_dev_id(struct pci_dev *dev) |
648 | { | |
649 | return PCI_DEVID(dev->bus->number, dev->devfn); | |
650 | } | |
651 | ||
79af72d7 | 652 | /* |
f7625980 | 653 | * Returns true if the PCI bus is root (behind host-PCI bridge), |
79af72d7 | 654 | * false otherwise |
77a0dfcd BH |
655 | * |
656 | * Some code assumes that "bus->self == NULL" means that bus is a root bus. | |
657 | * This is incorrect because "virtual" buses added for SR-IOV (via | |
658 | * virtfn_add_bus()) have "bus->self == NULL" but are not root buses. | |
79af72d7 KK |
659 | */ |
660 | static inline bool pci_is_root_bus(struct pci_bus *pbus) | |
661 | { | |
662 | return !(pbus->parent); | |
663 | } | |
664 | ||
1c86438c YW |
665 | /** |
666 | * pci_is_bridge - check if the PCI device is a bridge | |
667 | * @dev: PCI device | |
668 | * | |
669 | * Return true if the PCI device is bridge whether it has subordinate | |
670 | * or not. | |
671 | */ | |
672 | static inline bool pci_is_bridge(struct pci_dev *dev) | |
673 | { | |
674 | return dev->hdr_type == PCI_HEADER_TYPE_BRIDGE || | |
675 | dev->hdr_type == PCI_HEADER_TYPE_CARDBUS; | |
676 | } | |
677 | ||
24a0c654 AS |
678 | #define for_each_pci_bridge(dev, bus) \ |
679 | list_for_each_entry(dev, &bus->devices, bus_list) \ | |
680 | if (!pci_is_bridge(dev)) {} else | |
681 | ||
c6bde215 BH |
682 | static inline struct pci_dev *pci_upstream_bridge(struct pci_dev *dev) |
683 | { | |
684 | dev = pci_physfn(dev); | |
685 | if (pci_is_root_bus(dev->bus)) | |
686 | return NULL; | |
687 | ||
688 | return dev->bus->self; | |
689 | } | |
690 | ||
16cf0ebc RW |
691 | #ifdef CONFIG_PCI_MSI |
692 | static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev) | |
693 | { | |
694 | return pci_dev->msi_enabled || pci_dev->msix_enabled; | |
695 | } | |
696 | #else | |
697 | static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev) { return false; } | |
698 | #endif | |
699 | ||
0aa0f5d1 | 700 | /* Error values that may be returned by PCI functions */ |
1da177e4 LT |
701 | #define PCIBIOS_SUCCESSFUL 0x00 |
702 | #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81 | |
703 | #define PCIBIOS_BAD_VENDOR_ID 0x83 | |
704 | #define PCIBIOS_DEVICE_NOT_FOUND 0x86 | |
705 | #define PCIBIOS_BAD_REGISTER_NUMBER 0x87 | |
706 | #define PCIBIOS_SET_FAILED 0x88 | |
707 | #define PCIBIOS_BUFFER_TOO_SMALL 0x89 | |
708 | ||
0aa0f5d1 | 709 | /* Translate above to generic errno for passing back through non-PCI code */ |
a6961651 AW |
710 | static inline int pcibios_err_to_errno(int err) |
711 | { | |
712 | if (err <= PCIBIOS_SUCCESSFUL) | |
713 | return err; /* Assume already errno */ | |
714 | ||
715 | switch (err) { | |
716 | case PCIBIOS_FUNC_NOT_SUPPORTED: | |
717 | return -ENOENT; | |
718 | case PCIBIOS_BAD_VENDOR_ID: | |
d97ffe23 | 719 | return -ENOTTY; |
a6961651 AW |
720 | case PCIBIOS_DEVICE_NOT_FOUND: |
721 | return -ENODEV; | |
722 | case PCIBIOS_BAD_REGISTER_NUMBER: | |
723 | return -EFAULT; | |
724 | case PCIBIOS_SET_FAILED: | |
725 | return -EIO; | |
726 | case PCIBIOS_BUFFER_TOO_SMALL: | |
727 | return -ENOSPC; | |
728 | } | |
729 | ||
d97ffe23 | 730 | return -ERANGE; |
a6961651 AW |
731 | } |
732 | ||
1da177e4 LT |
733 | /* Low-level architecture-dependent routines */ |
734 | ||
735 | struct pci_ops { | |
057bd2e0 TR |
736 | int (*add_bus)(struct pci_bus *bus); |
737 | void (*remove_bus)(struct pci_bus *bus); | |
1f94a94f | 738 | void __iomem *(*map_bus)(struct pci_bus *bus, unsigned int devfn, int where); |
1da177e4 LT |
739 | int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val); |
740 | int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val); | |
741 | }; | |
742 | ||
b6ce068a MW |
743 | /* |
744 | * ACPI needs to be able to access PCI config space before we've done a | |
745 | * PCI bus scan and created pci_bus structures. | |
746 | */ | |
f39d5b72 BH |
747 | int raw_pci_read(unsigned int domain, unsigned int bus, unsigned int devfn, |
748 | int reg, int len, u32 *val); | |
749 | int raw_pci_write(unsigned int domain, unsigned int bus, unsigned int devfn, | |
750 | int reg, int len, u32 val); | |
1da177e4 | 751 | |
8e639079 | 752 | #ifdef CONFIG_ARCH_DMA_ADDR_T_64BIT |
3a9ad0b4 YL |
753 | typedef u64 pci_bus_addr_t; |
754 | #else | |
755 | typedef u32 pci_bus_addr_t; | |
756 | #endif | |
757 | ||
1da177e4 | 758 | struct pci_bus_region { |
0aa0f5d1 BH |
759 | pci_bus_addr_t start; |
760 | pci_bus_addr_t end; | |
1da177e4 LT |
761 | }; |
762 | ||
763 | struct pci_dynids { | |
0aa0f5d1 BH |
764 | spinlock_t lock; /* Protects list, index */ |
765 | struct list_head list; /* For IDs added at runtime */ | |
1da177e4 LT |
766 | }; |
767 | ||
f7625980 BH |
768 | |
769 | /* | |
770 | * PCI Error Recovery System (PCI-ERS). If a PCI device driver provides | |
771 | * a set of callbacks in struct pci_error_handlers, that device driver | |
772 | * will be notified of PCI bus errors, and will be driven to recovery | |
773 | * when an error occurs. | |
392a1ce7 | 774 | */ |
775 | ||
776 | typedef unsigned int __bitwise pci_ers_result_t; | |
777 | ||
778 | enum pci_ers_result { | |
0aa0f5d1 | 779 | /* No result/none/not supported in device driver */ |
392a1ce7 | 780 | PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1, |
781 | ||
782 | /* Device driver can recover without slot reset */ | |
783 | PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2, | |
784 | ||
0aa0f5d1 | 785 | /* Device driver wants slot to be reset */ |
392a1ce7 | 786 | PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3, |
787 | ||
788 | /* Device has completely failed, is unrecoverable */ | |
789 | PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4, | |
790 | ||
791 | /* Device driver is fully recovered and operational */ | |
792 | PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5, | |
918b4053 VMP |
793 | |
794 | /* No AER capabilities registered for the driver */ | |
795 | PCI_ERS_RESULT_NO_AER_DRIVER = (__force pci_ers_result_t) 6, | |
392a1ce7 | 796 | }; |
797 | ||
798 | /* PCI bus error event callbacks */ | |
05cca6e5 | 799 | struct pci_error_handlers { |
392a1ce7 | 800 | /* PCI bus error detected on this device */ |
801 | pci_ers_result_t (*error_detected)(struct pci_dev *dev, | |
16d79cd4 | 802 | pci_channel_state_t error); |
392a1ce7 | 803 | |
804 | /* MMIO has been re-enabled, but not DMA */ | |
805 | pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev); | |
806 | ||
392a1ce7 | 807 | /* PCI slot has been reset */ |
808 | pci_ers_result_t (*slot_reset)(struct pci_dev *dev); | |
809 | ||
3ebe7f9f | 810 | /* PCI function reset prepare or completed */ |
775755ed CH |
811 | void (*reset_prepare)(struct pci_dev *dev); |
812 | void (*reset_done)(struct pci_dev *dev); | |
3ebe7f9f | 813 | |
392a1ce7 | 814 | /* Device driver may resume normal operations */ |
815 | void (*resume)(struct pci_dev *dev); | |
816 | }; | |
817 | ||
392a1ce7 | 818 | |
1da177e4 | 819 | struct module; |
229b4e07 CD |
820 | |
821 | /** | |
822 | * struct pci_driver - PCI driver structure | |
823 | * @node: List of driver structures. | |
824 | * @name: Driver name. | |
825 | * @id_table: Pointer to table of device IDs the driver is | |
826 | * interested in. Most drivers should export this | |
827 | * table using MODULE_DEVICE_TABLE(pci,...). | |
828 | * @probe: This probing function gets called (during execution | |
829 | * of pci_register_driver() for already existing | |
830 | * devices or later if a new device gets inserted) for | |
831 | * all PCI devices which match the ID table and are not | |
832 | * "owned" by the other drivers yet. This function gets | |
833 | * passed a "struct pci_dev \*" for each device whose | |
834 | * entry in the ID table matches the device. The probe | |
835 | * function returns zero when the driver chooses to | |
836 | * take "ownership" of the device or an error code | |
837 | * (negative number) otherwise. | |
838 | * The probe function always gets called from process | |
839 | * context, so it can sleep. | |
840 | * @remove: The remove() function gets called whenever a device | |
841 | * being handled by this driver is removed (either during | |
842 | * deregistration of the driver or when it's manually | |
843 | * pulled out of a hot-pluggable slot). | |
844 | * The remove function always gets called from process | |
845 | * context, so it can sleep. | |
846 | * @suspend: Put device into low power state. | |
229b4e07 | 847 | * @resume: Wake device from low power state. |
151f4e2b | 848 | * (Please see Documentation/power/pci.rst for descriptions |
229b4e07 CD |
849 | * of PCI Power Management and the related functions.) |
850 | * @shutdown: Hook into reboot_notifier_list (kernel/sys.c). | |
851 | * Intended to stop any idling DMA operations. | |
852 | * Useful for enabling wake-on-lan (NIC) or changing | |
853 | * the power state of a device before reboot. | |
854 | * e.g. drivers/net/e100.c. | |
855 | * @sriov_configure: Optional driver callback to allow configuration of | |
856 | * number of VFs to enable via sysfs "sriov_numvfs" file. | |
c3d5c2d9 LR |
857 | * @sriov_set_msix_vec_count: PF Driver callback to change number of MSI-X |
858 | * vectors on a VF. Triggered via sysfs "sriov_vf_msix_count". | |
859 | * This will change MSI-X Table Size in the VF Message Control | |
860 | * registers. | |
861 | * @sriov_get_vf_total_msix: PF driver callback to get the total number of | |
862 | * MSI-X vectors available for distribution to the VFs. | |
229b4e07 CD |
863 | * @err_handler: See Documentation/PCI/pci-error-recovery.rst |
864 | * @groups: Sysfs attribute groups. | |
ded13b9c AG |
865 | * @dev_groups: Attributes attached to the device that will be |
866 | * created once it is bound to the driver. | |
229b4e07 CD |
867 | * @driver: Driver model structure. |
868 | * @dynids: List of dynamically added device IDs. | |
869 | */ | |
1da177e4 | 870 | struct pci_driver { |
0aa0f5d1 BH |
871 | struct list_head node; |
872 | const char *name; | |
873 | const struct pci_device_id *id_table; /* Must be non-NULL for probe to be called */ | |
874 | int (*probe)(struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */ | |
875 | void (*remove)(struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */ | |
876 | int (*suspend)(struct pci_dev *dev, pm_message_t state); /* Device suspended */ | |
7cb30264 BY |
877 | int (*resume)(struct pci_dev *dev); /* Device woken up */ |
878 | void (*shutdown)(struct pci_dev *dev); | |
879 | int (*sriov_configure)(struct pci_dev *dev, int num_vfs); /* On PF */ | |
c3d5c2d9 LR |
880 | int (*sriov_set_msix_vec_count)(struct pci_dev *vf, int msix_vec_count); /* On PF */ |
881 | u32 (*sriov_get_vf_total_msix)(struct pci_dev *pf); | |
49453028 | 882 | const struct pci_error_handlers *err_handler; |
92d50fc1 | 883 | const struct attribute_group **groups; |
ded13b9c | 884 | const struct attribute_group **dev_groups; |
1da177e4 | 885 | struct device_driver driver; |
0aa0f5d1 | 886 | struct pci_dynids dynids; |
1da177e4 LT |
887 | }; |
888 | ||
05cca6e5 | 889 | #define to_pci_driver(drv) container_of(drv, struct pci_driver, driver) |
1da177e4 LT |
890 | |
891 | /** | |
0aa0f5d1 | 892 | * PCI_DEVICE - macro used to describe a specific PCI device |
1da177e4 LT |
893 | * @vend: the 16 bit PCI Vendor ID |
894 | * @dev: the 16 bit PCI Device ID | |
895 | * | |
896 | * This macro is used to create a struct pci_device_id that matches a | |
897 | * specific device. The subvendor and subdevice fields will be set to | |
898 | * PCI_ANY_ID. | |
899 | */ | |
900 | #define PCI_DEVICE(vend,dev) \ | |
901 | .vendor = (vend), .device = (dev), \ | |
902 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
903 | ||
3d567e0e | 904 | /** |
0aa0f5d1 | 905 | * PCI_DEVICE_SUB - macro used to describe a specific PCI device with subsystem |
3d567e0e NNS |
906 | * @vend: the 16 bit PCI Vendor ID |
907 | * @dev: the 16 bit PCI Device ID | |
908 | * @subvend: the 16 bit PCI Subvendor ID | |
909 | * @subdev: the 16 bit PCI Subdevice ID | |
910 | * | |
911 | * This macro is used to create a struct pci_device_id that matches a | |
912 | * specific device with subsystem information. | |
913 | */ | |
914 | #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \ | |
915 | .vendor = (vend), .device = (dev), \ | |
916 | .subvendor = (subvend), .subdevice = (subdev) | |
917 | ||
1da177e4 | 918 | /** |
0aa0f5d1 | 919 | * PCI_DEVICE_CLASS - macro used to describe a specific PCI device class |
1da177e4 LT |
920 | * @dev_class: the class, subclass, prog-if triple for this device |
921 | * @dev_class_mask: the class mask for this device | |
922 | * | |
923 | * This macro is used to create a struct pci_device_id that matches a | |
4352dfd5 | 924 | * specific PCI class. The vendor, device, subvendor, and subdevice |
1da177e4 LT |
925 | * fields will be set to PCI_ANY_ID. |
926 | */ | |
927 | #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \ | |
928 | .class = (dev_class), .class_mask = (dev_class_mask), \ | |
929 | .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \ | |
930 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
931 | ||
1597cacb | 932 | /** |
0aa0f5d1 | 933 | * PCI_VDEVICE - macro used to describe a specific PCI device in short form |
c1309040 MR |
934 | * @vend: the vendor name |
935 | * @dev: the 16 bit PCI Device ID | |
1597cacb AC |
936 | * |
937 | * This macro is used to create a struct pci_device_id that matches a | |
938 | * specific PCI device. The subvendor, and subdevice fields will be set | |
939 | * to PCI_ANY_ID. The macro allows the next field to follow as the device | |
940 | * private data. | |
941 | */ | |
c1309040 MR |
942 | #define PCI_VDEVICE(vend, dev) \ |
943 | .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \ | |
944 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0 | |
1597cacb | 945 | |
b72ae8ca AS |
946 | /** |
947 | * PCI_DEVICE_DATA - macro used to describe a specific PCI device in very short form | |
948 | * @vend: the vendor name (without PCI_VENDOR_ID_ prefix) | |
949 | * @dev: the device name (without PCI_DEVICE_ID_<vend>_ prefix) | |
950 | * @data: the driver data to be filled | |
951 | * | |
952 | * This macro is used to create a struct pci_device_id that matches a | |
953 | * specific PCI device. The subvendor, and subdevice fields will be set | |
954 | * to PCI_ANY_ID. | |
955 | */ | |
956 | #define PCI_DEVICE_DATA(vend, dev, data) \ | |
957 | .vendor = PCI_VENDOR_ID_##vend, .device = PCI_DEVICE_ID_##vend##_##dev, \ | |
958 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0, \ | |
959 | .driver_data = (kernel_ulong_t)(data) | |
960 | ||
5bbe029f | 961 | enum { |
0aa0f5d1 BH |
962 | PCI_REASSIGN_ALL_RSRC = 0x00000001, /* Ignore firmware setup */ |
963 | PCI_REASSIGN_ALL_BUS = 0x00000002, /* Reassign all bus numbers */ | |
964 | PCI_PROBE_ONLY = 0x00000004, /* Use existing setup */ | |
965 | PCI_CAN_SKIP_ISA_ALIGN = 0x00000008, /* Don't do ISA alignment */ | |
966 | PCI_ENABLE_PROC_DOMAINS = 0x00000010, /* Enable domains in /proc */ | |
5bbe029f | 967 | PCI_COMPAT_DOMAIN_0 = 0x00000020, /* ... except domain 0 */ |
0aa0f5d1 | 968 | PCI_SCAN_ALL_PCIE_DEVS = 0x00000040, /* Scan all, not just dev 0 */ |
5bbe029f BH |
969 | }; |
970 | ||
0d8006dd HX |
971 | #define PCI_IRQ_LEGACY (1 << 0) /* Allow legacy interrupts */ |
972 | #define PCI_IRQ_MSI (1 << 1) /* Allow MSI interrupts */ | |
973 | #define PCI_IRQ_MSIX (1 << 2) /* Allow MSI-X interrupts */ | |
974 | #define PCI_IRQ_AFFINITY (1 << 3) /* Auto-assign affinity */ | |
975 | ||
0aa0f5d1 | 976 | /* These external functions are only available when PCI support is enabled */ |
1da177e4 LT |
977 | #ifdef CONFIG_PCI |
978 | ||
5bbe029f BH |
979 | extern unsigned int pci_flags; |
980 | ||
981 | static inline void pci_set_flags(int flags) { pci_flags = flags; } | |
982 | static inline void pci_add_flags(int flags) { pci_flags |= flags; } | |
983 | static inline void pci_clear_flags(int flags) { pci_flags &= ~flags; } | |
984 | static inline int pci_has_flag(int flag) { return pci_flags & flag; } | |
985 | ||
a58674ff | 986 | void pcie_bus_configure_settings(struct pci_bus *bus); |
b03e7495 JM |
987 | |
988 | enum pcie_bus_config_types { | |
0aa0f5d1 BH |
989 | PCIE_BUS_TUNE_OFF, /* Don't touch MPS at all */ |
990 | PCIE_BUS_DEFAULT, /* Ensure MPS matches upstream bridge */ | |
991 | PCIE_BUS_SAFE, /* Use largest MPS boot-time devices support */ | |
992 | PCIE_BUS_PERFORMANCE, /* Use MPS and MRRS for best performance */ | |
993 | PCIE_BUS_PEER2PEER, /* Set MPS = 128 for all devices */ | |
b03e7495 JM |
994 | }; |
995 | ||
996 | extern enum pcie_bus_config_types pcie_bus_config; | |
997 | ||
1da177e4 LT |
998 | extern struct bus_type pci_bus_type; |
999 | ||
f7625980 BH |
1000 | /* Do NOT directly access these two variables, unless you are arch-specific PCI |
1001 | * code, or PCI core code. */ | |
0aa0f5d1 | 1002 | extern struct list_head pci_root_buses; /* List of all known PCI buses */ |
f7625980 | 1003 | /* Some device drivers need know if PCI is initiated */ |
f39d5b72 | 1004 | int no_pci_devices(void); |
1da177e4 | 1005 | |
3c449ed0 | 1006 | void pcibios_resource_survey_bus(struct pci_bus *bus); |
7b77061f | 1007 | void pcibios_bus_add_device(struct pci_dev *pdev); |
10a95747 JL |
1008 | void pcibios_add_bus(struct pci_bus *bus); |
1009 | void pcibios_remove_bus(struct pci_bus *bus); | |
1da177e4 | 1010 | void pcibios_fixup_bus(struct pci_bus *); |
4a7fb636 | 1011 | int __must_check pcibios_enable_device(struct pci_dev *, int mask); |
f7625980 | 1012 | /* Architecture-specific versions may override this (weak) */ |
05cca6e5 | 1013 | char *pcibios_setup(char *str); |
1da177e4 LT |
1014 | |
1015 | /* Used only when drivers/pci/setup.c is used */ | |
3b7a17fc | 1016 | resource_size_t pcibios_align_resource(void *, const struct resource *, |
b26b2d49 | 1017 | resource_size_t, |
e31dd6e4 | 1018 | resource_size_t); |
1da177e4 | 1019 | |
d1bbf38a | 1020 | /* Weak but can be overridden by arch */ |
2d1c8618 BH |
1021 | void pci_fixup_cardbus(struct pci_bus *); |
1022 | ||
1da177e4 LT |
1023 | /* Generic PCI functions used internally */ |
1024 | ||
fc279850 | 1025 | void pcibios_resource_to_bus(struct pci_bus *bus, struct pci_bus_region *region, |
36a66cd6 | 1026 | struct resource *res); |
fc279850 | 1027 | void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res, |
36a66cd6 | 1028 | struct pci_bus_region *region); |
d1fd4fb6 | 1029 | void pcibios_scan_specific_bus(int busn); |
f39d5b72 | 1030 | struct pci_bus *pci_find_bus(int domain, int busnr); |
c48f1670 | 1031 | void pci_bus_add_devices(const struct pci_bus *bus); |
de4b2f76 | 1032 | struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata); |
166c6370 BH |
1033 | struct pci_bus *pci_create_root_bus(struct device *parent, int bus, |
1034 | struct pci_ops *ops, void *sysdata, | |
1035 | struct list_head *resources); | |
49b8e3f3 | 1036 | int pci_host_probe(struct pci_host_bridge *bridge); |
98a35831 YL |
1037 | int pci_bus_insert_busn_res(struct pci_bus *b, int bus, int busmax); |
1038 | int pci_bus_update_busn_res_end(struct pci_bus *b, int busmax); | |
1039 | void pci_bus_release_busn_res(struct pci_bus *b); | |
15856ad5 | 1040 | struct pci_bus *pci_scan_root_bus(struct device *parent, int bus, |
0aa0f5d1 BH |
1041 | struct pci_ops *ops, void *sysdata, |
1042 | struct list_head *resources); | |
1228c4b6 | 1043 | int pci_scan_root_bus_bridge(struct pci_host_bridge *bridge); |
05cca6e5 GKH |
1044 | struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev, |
1045 | int busnr); | |
f46753c5 | 1046 | struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr, |
828f3768 AC |
1047 | const char *name, |
1048 | struct hotplug_slot *hotplug); | |
f46753c5 | 1049 | void pci_destroy_slot(struct pci_slot *slot); |
017ffe64 YW |
1050 | #ifdef CONFIG_SYSFS |
1051 | void pci_dev_assign_slot(struct pci_dev *dev); | |
1052 | #else | |
1053 | static inline void pci_dev_assign_slot(struct pci_dev *dev) { } | |
1054 | #endif | |
1da177e4 | 1055 | int pci_scan_slot(struct pci_bus *bus, int devfn); |
05cca6e5 | 1056 | struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn); |
cdb9b9f7 | 1057 | void pci_device_add(struct pci_dev *dev, struct pci_bus *bus); |
1da177e4 | 1058 | unsigned int pci_scan_child_bus(struct pci_bus *bus); |
c893d133 | 1059 | void pci_bus_add_device(struct pci_dev *dev); |
1da177e4 | 1060 | void pci_read_bridge_bases(struct pci_bus *child); |
05cca6e5 GKH |
1061 | struct resource *pci_find_parent_resource(const struct pci_dev *dev, |
1062 | struct resource *res); | |
3df425f3 | 1063 | u8 pci_swizzle_interrupt_pin(const struct pci_dev *dev, u8 pin); |
1da177e4 | 1064 | int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge); |
68feac87 | 1065 | u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp); |
f39d5b72 BH |
1066 | struct pci_dev *pci_dev_get(struct pci_dev *dev); |
1067 | void pci_dev_put(struct pci_dev *dev); | |
1068 | void pci_remove_bus(struct pci_bus *b); | |
1069 | void pci_stop_and_remove_bus_device(struct pci_dev *dev); | |
9d16947b | 1070 | void pci_stop_and_remove_bus_device_locked(struct pci_dev *dev); |
cdfcc572 YL |
1071 | void pci_stop_root_bus(struct pci_bus *bus); |
1072 | void pci_remove_root_bus(struct pci_bus *bus); | |
b3743fa4 | 1073 | void pci_setup_cardbus(struct pci_bus *bus); |
d366d28c | 1074 | void pcibios_setup_bridge(struct pci_bus *bus, unsigned long type); |
f39d5b72 | 1075 | void pci_sort_breadthfirst(void); |
fb8a0d9d WM |
1076 | #define dev_is_pci(d) ((d)->bus == &pci_bus_type) |
1077 | #define dev_is_pf(d) ((dev_is_pci(d) ? to_pci_dev(d)->is_physfn : false)) | |
1da177e4 LT |
1078 | |
1079 | /* Generic PCI functions exported to card drivers */ | |
1080 | ||
f646c2a0 PM |
1081 | u8 pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap); |
1082 | u8 pci_find_capability(struct pci_dev *dev, int cap); | |
1083 | u8 pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap); | |
1084 | u8 pci_find_ht_capability(struct pci_dev *dev, int ht_cap); | |
1085 | u8 pci_find_next_ht_capability(struct pci_dev *dev, u8 pos, int ht_cap); | |
ee8b1c47 BH |
1086 | u16 pci_find_ext_capability(struct pci_dev *dev, int cap); |
1087 | u16 pci_find_next_ext_capability(struct pci_dev *dev, u16 pos, int cap); | |
29f3eb64 | 1088 | struct pci_bus *pci_find_next_bus(const struct pci_bus *from); |
c124fd9a | 1089 | u16 pci_find_vsec_capability(struct pci_dev *dev, u16 vendor, int cap); |
1da177e4 | 1090 | |
70c0923b JK |
1091 | u64 pci_get_dsn(struct pci_dev *dev); |
1092 | ||
d42552c3 | 1093 | struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device, |
0aa0f5d1 | 1094 | struct pci_dev *from); |
05cca6e5 | 1095 | struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device, |
0aa0f5d1 BH |
1096 | unsigned int ss_vendor, unsigned int ss_device, |
1097 | struct pci_dev *from); | |
05cca6e5 | 1098 | struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn); |
3c299dc2 AP |
1099 | struct pci_dev *pci_get_domain_bus_and_slot(int domain, unsigned int bus, |
1100 | unsigned int devfn); | |
05cca6e5 | 1101 | struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from); |
1da177e4 LT |
1102 | int pci_dev_present(const struct pci_device_id *ids); |
1103 | ||
05cca6e5 GKH |
1104 | int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn, |
1105 | int where, u8 *val); | |
1106 | int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn, | |
1107 | int where, u16 *val); | |
1108 | int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn, | |
1109 | int where, u32 *val); | |
1110 | int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn, | |
1111 | int where, u8 val); | |
1112 | int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn, | |
1113 | int where, u16 val); | |
1114 | int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn, | |
1115 | int where, u32 val); | |
1f94a94f RH |
1116 | |
1117 | int pci_generic_config_read(struct pci_bus *bus, unsigned int devfn, | |
1118 | int where, int size, u32 *val); | |
1119 | int pci_generic_config_write(struct pci_bus *bus, unsigned int devfn, | |
1120 | int where, int size, u32 val); | |
1121 | int pci_generic_config_read32(struct pci_bus *bus, unsigned int devfn, | |
1122 | int where, int size, u32 *val); | |
1123 | int pci_generic_config_write32(struct pci_bus *bus, unsigned int devfn, | |
1124 | int where, int size, u32 val); | |
1125 | ||
a72b46c3 | 1126 | struct pci_ops *pci_bus_set_ops(struct pci_bus *bus, struct pci_ops *ops); |
1da177e4 | 1127 | |
d3881e50 KB |
1128 | int pci_read_config_byte(const struct pci_dev *dev, int where, u8 *val); |
1129 | int pci_read_config_word(const struct pci_dev *dev, int where, u16 *val); | |
1130 | int pci_read_config_dword(const struct pci_dev *dev, int where, u32 *val); | |
1131 | int pci_write_config_byte(const struct pci_dev *dev, int where, u8 val); | |
1132 | int pci_write_config_word(const struct pci_dev *dev, int where, u16 val); | |
1133 | int pci_write_config_dword(const struct pci_dev *dev, int where, u32 val); | |
1da177e4 | 1134 | |
8c0d3a02 JL |
1135 | int pcie_capability_read_word(struct pci_dev *dev, int pos, u16 *val); |
1136 | int pcie_capability_read_dword(struct pci_dev *dev, int pos, u32 *val); | |
1137 | int pcie_capability_write_word(struct pci_dev *dev, int pos, u16 val); | |
1138 | int pcie_capability_write_dword(struct pci_dev *dev, int pos, u32 val); | |
1139 | int pcie_capability_clear_and_set_word(struct pci_dev *dev, int pos, | |
1140 | u16 clear, u16 set); | |
1141 | int pcie_capability_clear_and_set_dword(struct pci_dev *dev, int pos, | |
1142 | u32 clear, u32 set); | |
1143 | ||
1144 | static inline int pcie_capability_set_word(struct pci_dev *dev, int pos, | |
1145 | u16 set) | |
1146 | { | |
1147 | return pcie_capability_clear_and_set_word(dev, pos, 0, set); | |
1148 | } | |
1149 | ||
1150 | static inline int pcie_capability_set_dword(struct pci_dev *dev, int pos, | |
1151 | u32 set) | |
1152 | { | |
1153 | return pcie_capability_clear_and_set_dword(dev, pos, 0, set); | |
1154 | } | |
1155 | ||
1156 | static inline int pcie_capability_clear_word(struct pci_dev *dev, int pos, | |
1157 | u16 clear) | |
1158 | { | |
1159 | return pcie_capability_clear_and_set_word(dev, pos, clear, 0); | |
1160 | } | |
1161 | ||
1162 | static inline int pcie_capability_clear_dword(struct pci_dev *dev, int pos, | |
1163 | u32 clear) | |
1164 | { | |
1165 | return pcie_capability_clear_and_set_dword(dev, pos, clear, 0); | |
1166 | } | |
1167 | ||
0aa0f5d1 | 1168 | /* User-space driven config access */ |
c63587d7 AW |
1169 | int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val); |
1170 | int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val); | |
1171 | int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val); | |
1172 | int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val); | |
1173 | int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val); | |
1174 | int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val); | |
1175 | ||
4a7fb636 | 1176 | int __must_check pci_enable_device(struct pci_dev *dev); |
b718989d BH |
1177 | int __must_check pci_enable_device_io(struct pci_dev *dev); |
1178 | int __must_check pci_enable_device_mem(struct pci_dev *dev); | |
0b62e13b | 1179 | int __must_check pci_reenable_device(struct pci_dev *); |
9ac7849e TH |
1180 | int __must_check pcim_enable_device(struct pci_dev *pdev); |
1181 | void pcim_pin_device(struct pci_dev *pdev); | |
1182 | ||
99b3c58f PG |
1183 | static inline bool pci_intx_mask_supported(struct pci_dev *pdev) |
1184 | { | |
1185 | /* | |
1186 | * INTx masking is supported if PCI_COMMAND_INTX_DISABLE is | |
1187 | * writable and no quirk has marked the feature broken. | |
1188 | */ | |
1189 | return !pdev->broken_intx_masking; | |
1190 | } | |
1191 | ||
296ccb08 YS |
1192 | static inline int pci_is_enabled(struct pci_dev *pdev) |
1193 | { | |
1194 | return (atomic_read(&pdev->enable_cnt) > 0); | |
1195 | } | |
1196 | ||
9ac7849e TH |
1197 | static inline int pci_is_managed(struct pci_dev *pdev) |
1198 | { | |
1199 | return pdev->is_managed; | |
1200 | } | |
1201 | ||
1da177e4 | 1202 | void pci_disable_device(struct pci_dev *dev); |
96c55900 MS |
1203 | |
1204 | extern unsigned int pcibios_max_latency; | |
1da177e4 | 1205 | void pci_set_master(struct pci_dev *dev); |
6a479079 | 1206 | void pci_clear_master(struct pci_dev *dev); |
96c55900 | 1207 | |
f7bdd12d | 1208 | int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state); |
15ea76d4 | 1209 | int pci_set_cacheline_size(struct pci_dev *dev); |
4a7fb636 | 1210 | int __must_check pci_set_mwi(struct pci_dev *dev); |
fc0f9f4d | 1211 | int __must_check pcim_set_mwi(struct pci_dev *dev); |
694625c0 | 1212 | int pci_try_set_mwi(struct pci_dev *dev); |
1da177e4 | 1213 | void pci_clear_mwi(struct pci_dev *dev); |
1fd3dde5 | 1214 | void pci_disable_parity(struct pci_dev *dev); |
a04ce0ff | 1215 | void pci_intx(struct pci_dev *dev, int enable); |
a2e27787 JK |
1216 | bool pci_check_and_mask_intx(struct pci_dev *dev); |
1217 | bool pci_check_and_unmask_intx(struct pci_dev *dev); | |
157e876f | 1218 | int pci_wait_for_pending(struct pci_dev *dev, int pos, u16 mask); |
3775a209 | 1219 | int pci_wait_for_pending_transaction(struct pci_dev *dev); |
d556ad4b PO |
1220 | int pcix_get_max_mmrbc(struct pci_dev *dev); |
1221 | int pcix_get_mmrbc(struct pci_dev *dev); | |
1222 | int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc); | |
2637e5b5 | 1223 | int pcie_get_readrq(struct pci_dev *dev); |
d556ad4b | 1224 | int pcie_set_readrq(struct pci_dev *dev, int rq); |
b03e7495 JM |
1225 | int pcie_get_mps(struct pci_dev *dev); |
1226 | int pcie_set_mps(struct pci_dev *dev, int mps); | |
6db79a88 TG |
1227 | u32 pcie_bandwidth_available(struct pci_dev *dev, struct pci_dev **limiting_dev, |
1228 | enum pci_bus_speed *speed, | |
1229 | enum pcie_link_width *width); | |
9e506a7b | 1230 | void pcie_print_link_status(struct pci_dev *dev); |
2d2917f7 | 1231 | bool pcie_has_flr(struct pci_dev *dev); |
91295d79 | 1232 | int pcie_flr(struct pci_dev *dev); |
a96d627a | 1233 | int __pci_reset_function_locked(struct pci_dev *dev); |
8dd7f803 | 1234 | int pci_reset_function(struct pci_dev *dev); |
a477b9cd | 1235 | int pci_reset_function_locked(struct pci_dev *dev); |
61cf16d8 | 1236 | int pci_try_reset_function(struct pci_dev *dev); |
9a3d2b9b | 1237 | int pci_probe_reset_slot(struct pci_slot *slot); |
9a3d2b9b | 1238 | int pci_probe_reset_bus(struct pci_bus *bus); |
c6a44ba9 | 1239 | int pci_reset_bus(struct pci_dev *dev); |
9e33002f GS |
1240 | void pci_reset_secondary_bus(struct pci_dev *dev); |
1241 | void pcibios_reset_secondary_bus(struct pci_dev *dev); | |
14add80b | 1242 | void pci_update_resource(struct pci_dev *dev, int resno); |
4a7fb636 | 1243 | int __must_check pci_assign_resource(struct pci_dev *dev, int i); |
2bbc6942 | 1244 | int __must_check pci_reassign_resource(struct pci_dev *dev, int i, resource_size_t add_size, resource_size_t align); |
8bb705e3 | 1245 | void pci_release_resource(struct pci_dev *dev, int resno); |
192f1bf7 ND |
1246 | static inline int pci_rebar_bytes_to_size(u64 bytes) |
1247 | { | |
1248 | bytes = roundup_pow_of_two(bytes); | |
1249 | ||
1250 | /* Return BAR size as defined in the resizable BAR specification */ | |
1251 | return max(ilog2(bytes), 20) - 20; | |
1252 | } | |
1253 | ||
8fbdbb66 | 1254 | u32 pci_rebar_get_possible_sizes(struct pci_dev *pdev, int bar); |
8bb705e3 | 1255 | int __must_check pci_resize_resource(struct pci_dev *dev, int i, int size); |
c87deff7 | 1256 | int pci_select_bars(struct pci_dev *dev, unsigned long flags); |
8496e85c | 1257 | bool pci_device_is_present(struct pci_dev *pdev); |
08249651 | 1258 | void pci_ignore_hotplug(struct pci_dev *dev); |
2856ba60 | 1259 | struct pci_dev *pci_real_dma_dev(struct pci_dev *dev); |
ec5d9e87 | 1260 | int pci_status_get_and_clear_errors(struct pci_dev *pdev); |
1da177e4 | 1261 | |
704e8953 CH |
1262 | int __printf(6, 7) pci_request_irq(struct pci_dev *dev, unsigned int nr, |
1263 | irq_handler_t handler, irq_handler_t thread_fn, void *dev_id, | |
1264 | const char *fmt, ...); | |
1265 | void pci_free_irq(struct pci_dev *dev, unsigned int nr, void *dev_id); | |
1266 | ||
1da177e4 | 1267 | /* ROM control related routines */ |
e416de5e AC |
1268 | int pci_enable_rom(struct pci_dev *pdev); |
1269 | void pci_disable_rom(struct pci_dev *pdev); | |
144a50ea | 1270 | void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size); |
1da177e4 | 1271 | void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom); |
1da177e4 LT |
1272 | |
1273 | /* Power management related routines */ | |
1274 | int pci_save_state(struct pci_dev *dev); | |
1d3c16a8 | 1275 | void pci_restore_state(struct pci_dev *dev); |
ffbdd3f7 | 1276 | struct pci_saved_state *pci_store_saved_state(struct pci_dev *dev); |
98d9b271 KRW |
1277 | int pci_load_saved_state(struct pci_dev *dev, |
1278 | struct pci_saved_state *state); | |
ffbdd3f7 AW |
1279 | int pci_load_and_free_saved_state(struct pci_dev *dev, |
1280 | struct pci_saved_state **state); | |
fd0f7f73 AW |
1281 | struct pci_cap_saved_state *pci_find_saved_cap(struct pci_dev *dev, char cap); |
1282 | struct pci_cap_saved_state *pci_find_saved_ext_cap(struct pci_dev *dev, | |
1283 | u16 cap); | |
1284 | int pci_add_cap_save_buffer(struct pci_dev *dev, char cap, unsigned int size); | |
1285 | int pci_add_ext_cap_save_buffer(struct pci_dev *dev, | |
1286 | u16 cap, unsigned int size); | |
d6aa37cd | 1287 | int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state); |
9c8550ee LT |
1288 | int pci_set_power_state(struct pci_dev *dev, pci_power_t state); |
1289 | pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state); | |
e5899e1b | 1290 | bool pci_pme_capable(struct pci_dev *dev, pci_power_t state); |
5a6c9b60 | 1291 | void pci_pme_active(struct pci_dev *dev, bool enable); |
0847684c | 1292 | int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable); |
0235c4fc | 1293 | int pci_wake_from_d3(struct pci_dev *dev, bool enable); |
404cc2d8 RW |
1294 | int pci_prepare_to_sleep(struct pci_dev *dev); |
1295 | int pci_back_from_sleep(struct pci_dev *dev); | |
b67ea761 | 1296 | bool pci_dev_run_wake(struct pci_dev *dev); |
9d26d3a8 MW |
1297 | void pci_d3cold_enable(struct pci_dev *dev); |
1298 | void pci_d3cold_disable(struct pci_dev *dev); | |
a99b646a | 1299 | bool pcie_relaxed_ordering_enabled(struct pci_dev *dev); |
99efde6c | 1300 | void pci_resume_bus(struct pci_bus *bus); |
2a4d2c42 | 1301 | void pci_bus_set_current_state(struct pci_bus *bus, pci_power_t state); |
1da177e4 | 1302 | |
bb209c82 BH |
1303 | /* For use by arch with custom probe code */ |
1304 | void set_pcie_port_type(struct pci_dev *pdev); | |
1305 | void set_pcie_hotplug_bridge(struct pci_dev *pdev); | |
1306 | ||
ce5ccdef | 1307 | /* Functions for PCI Hotplug drivers to use */ |
2f320521 | 1308 | unsigned int pci_rescan_bus_bridge_resize(struct pci_dev *bridge); |
3ed4fd96 | 1309 | unsigned int pci_rescan_bus(struct pci_bus *bus); |
9d16947b RW |
1310 | void pci_lock_rescan_remove(void); |
1311 | void pci_unlock_rescan_remove(void); | |
ce5ccdef | 1312 | |
0aa0f5d1 | 1313 | /* Vital Product Data routines */ |
287d19ce SH |
1314 | ssize_t pci_read_vpd(struct pci_dev *dev, loff_t pos, size_t count, void *buf); |
1315 | ssize_t pci_write_vpd(struct pci_dev *dev, loff_t pos, size_t count, const void *buf); | |
1316 | ||
1da177e4 | 1317 | /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */ |
925845bd | 1318 | resource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx); |
ea741551 | 1319 | void pci_bus_assign_resources(const struct pci_bus *bus); |
765bf9b7 | 1320 | void pci_bus_claim_resources(struct pci_bus *bus); |
1da177e4 LT |
1321 | void pci_bus_size_bridges(struct pci_bus *bus); |
1322 | int pci_claim_resource(struct pci_dev *, int); | |
8505e729 | 1323 | int pci_claim_bridge_resource(struct pci_dev *bridge, int i); |
1da177e4 | 1324 | void pci_assign_unassigned_resources(void); |
6841ec68 | 1325 | void pci_assign_unassigned_bridge_resources(struct pci_dev *bridge); |
17787940 | 1326 | void pci_assign_unassigned_bus_resources(struct pci_bus *bus); |
39772038 | 1327 | void pci_assign_unassigned_root_bus_resources(struct pci_bus *bus); |
8bb705e3 | 1328 | int pci_reassign_bridge_resources(struct pci_dev *bridge, unsigned long type); |
1da177e4 | 1329 | void pdev_enable_device(struct pci_dev *); |
842de40d | 1330 | int pci_enable_resources(struct pci_dev *, int mask); |
47a650f2 | 1331 | void pci_assign_irq(struct pci_dev *dev); |
afd29f90 | 1332 | struct resource *pci_find_resource(struct pci_dev *dev, struct resource *res); |
1da177e4 | 1333 | #define HAVE_PCI_REQ_REGIONS 2 |
4a7fb636 | 1334 | int __must_check pci_request_regions(struct pci_dev *, const char *); |
e8de1481 | 1335 | int __must_check pci_request_regions_exclusive(struct pci_dev *, const char *); |
1da177e4 | 1336 | void pci_release_regions(struct pci_dev *); |
4a7fb636 | 1337 | int __must_check pci_request_region(struct pci_dev *, int, const char *); |
1da177e4 | 1338 | void pci_release_region(struct pci_dev *, int); |
c87deff7 | 1339 | int pci_request_selected_regions(struct pci_dev *, int, const char *); |
e8de1481 | 1340 | int pci_request_selected_regions_exclusive(struct pci_dev *, int, const char *); |
c87deff7 | 1341 | void pci_release_selected_regions(struct pci_dev *, int); |
1da177e4 LT |
1342 | |
1343 | /* drivers/pci/bus.c */ | |
45ca9e97 | 1344 | void pci_add_resource(struct list_head *resources, struct resource *res); |
0efd5aab BH |
1345 | void pci_add_resource_offset(struct list_head *resources, struct resource *res, |
1346 | resource_size_t offset); | |
45ca9e97 | 1347 | void pci_free_resource_list(struct list_head *resources); |
950334bc BH |
1348 | void pci_bus_add_resource(struct pci_bus *bus, struct resource *res, |
1349 | unsigned int flags); | |
2fe2abf8 BH |
1350 | struct resource *pci_bus_resource_n(const struct pci_bus *bus, int n); |
1351 | void pci_bus_remove_resources(struct pci_bus *bus); | |
950334bc BH |
1352 | int devm_request_pci_bus_resources(struct device *dev, |
1353 | struct list_head *resources); | |
2fe2abf8 | 1354 | |
bfc45606 DD |
1355 | /* Temporary until new and working PCI SBR API in place */ |
1356 | int pci_bridge_secondary_bus_reset(struct pci_dev *dev); | |
1357 | ||
89a74ecc | 1358 | #define pci_bus_for_each_resource(bus, res, i) \ |
2fe2abf8 BH |
1359 | for (i = 0; \ |
1360 | (res = pci_bus_resource_n(bus, i)) || i < PCI_BRIDGE_RESOURCE_NUM; \ | |
1361 | i++) | |
89a74ecc | 1362 | |
4a7fb636 AM |
1363 | int __must_check pci_bus_alloc_resource(struct pci_bus *bus, |
1364 | struct resource *res, resource_size_t size, | |
1365 | resource_size_t align, resource_size_t min, | |
664c2848 | 1366 | unsigned long type_mask, |
3b7a17fc DB |
1367 | resource_size_t (*alignf)(void *, |
1368 | const struct resource *, | |
b26b2d49 DB |
1369 | resource_size_t, |
1370 | resource_size_t), | |
4a7fb636 | 1371 | void *alignf_data); |
1da177e4 | 1372 | |
8b921acf | 1373 | |
fcfaab30 GP |
1374 | int pci_register_io_range(struct fwnode_handle *fwnode, phys_addr_t addr, |
1375 | resource_size_t size); | |
c5076cfe TN |
1376 | unsigned long pci_address_to_pio(phys_addr_t addr); |
1377 | phys_addr_t pci_pio_to_address(unsigned long pio); | |
8b921acf | 1378 | int pci_remap_iospace(const struct resource *res, phys_addr_t phys_addr); |
a5fb9fb0 SS |
1379 | int devm_pci_remap_iospace(struct device *dev, const struct resource *res, |
1380 | phys_addr_t phys_addr); | |
4d3f1384 | 1381 | void pci_unmap_iospace(struct resource *res); |
490cb6dd LP |
1382 | void __iomem *devm_pci_remap_cfgspace(struct device *dev, |
1383 | resource_size_t offset, | |
1384 | resource_size_t size); | |
1385 | void __iomem *devm_pci_remap_cfg_resource(struct device *dev, | |
1386 | struct resource *res); | |
8b921acf | 1387 | |
3a9ad0b4 | 1388 | static inline pci_bus_addr_t pci_bus_address(struct pci_dev *pdev, int bar) |
06cf56e4 BH |
1389 | { |
1390 | struct pci_bus_region region; | |
1391 | ||
1392 | pcibios_resource_to_bus(pdev->bus, ®ion, &pdev->resource[bar]); | |
1393 | return region.start; | |
1394 | } | |
1395 | ||
863b18f4 | 1396 | /* Proper probing supporting hot-pluggable devices */ |
725522b5 GKH |
1397 | int __must_check __pci_register_driver(struct pci_driver *, struct module *, |
1398 | const char *mod_name); | |
bba81165 | 1399 | |
0aa0f5d1 | 1400 | /* pci_register_driver() must be a macro so KBUILD_MODNAME can be expanded */ |
bba81165 AM |
1401 | #define pci_register_driver(driver) \ |
1402 | __pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME) | |
863b18f4 | 1403 | |
05cca6e5 | 1404 | void pci_unregister_driver(struct pci_driver *dev); |
aad4f400 GKH |
1405 | |
1406 | /** | |
1407 | * module_pci_driver() - Helper macro for registering a PCI driver | |
1408 | * @__pci_driver: pci_driver struct | |
1409 | * | |
1410 | * Helper macro for PCI drivers which do not do anything special in module | |
1411 | * init/exit. This eliminates a lot of boilerplate. Each module may only | |
1412 | * use this macro once, and calling it replaces module_init() and module_exit() | |
1413 | */ | |
1414 | #define module_pci_driver(__pci_driver) \ | |
0aa0f5d1 | 1415 | module_driver(__pci_driver, pci_register_driver, pci_unregister_driver) |
aad4f400 | 1416 | |
b4eb6cdb PG |
1417 | /** |
1418 | * builtin_pci_driver() - Helper macro for registering a PCI driver | |
1419 | * @__pci_driver: pci_driver struct | |
1420 | * | |
1421 | * Helper macro for PCI drivers which do not do anything special in their | |
1422 | * init code. This eliminates a lot of boilerplate. Each driver may only | |
1423 | * use this macro once, and calling it replaces device_initcall(...) | |
1424 | */ | |
1425 | #define builtin_pci_driver(__pci_driver) \ | |
1426 | builtin_driver(__pci_driver, pci_register_driver) | |
1427 | ||
05cca6e5 | 1428 | struct pci_driver *pci_dev_driver(const struct pci_dev *dev); |
9dba910e TH |
1429 | int pci_add_dynid(struct pci_driver *drv, |
1430 | unsigned int vendor, unsigned int device, | |
1431 | unsigned int subvendor, unsigned int subdevice, | |
1432 | unsigned int class, unsigned int class_mask, | |
1433 | unsigned long driver_data); | |
05cca6e5 GKH |
1434 | const struct pci_device_id *pci_match_id(const struct pci_device_id *ids, |
1435 | struct pci_dev *dev); | |
1436 | int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max, | |
1437 | int pass); | |
1da177e4 | 1438 | |
70298c6e | 1439 | void pci_walk_bus(struct pci_bus *top, int (*cb)(struct pci_dev *, void *), |
cecf4864 | 1440 | void *userdata); |
ac7dc65a | 1441 | int pci_cfg_space_size(struct pci_dev *dev); |
05cca6e5 | 1442 | unsigned char pci_bus_max_busnr(struct pci_bus *bus); |
e2444273 | 1443 | void pci_setup_bridge(struct pci_bus *bus); |
ac5ad93e GS |
1444 | resource_size_t pcibios_window_alignment(struct pci_bus *bus, |
1445 | unsigned long type); | |
cecf4864 | 1446 | |
3448a19d DA |
1447 | #define PCI_VGA_STATE_CHANGE_BRIDGE (1 << 0) |
1448 | #define PCI_VGA_STATE_CHANGE_DECODES (1 << 1) | |
1449 | ||
deb2d2ec | 1450 | int pci_set_vga_state(struct pci_dev *pdev, bool decode, |
3448a19d | 1451 | unsigned int command_bits, u32 flags); |
fe537670 | 1452 | |
d7cc609f LG |
1453 | /* |
1454 | * Virtual interrupts allow for more interrupts to be allocated | |
1455 | * than the device has interrupts for. These are not programmed | |
1456 | * into the device's MSI-X table and must be handled by some | |
1457 | * other driver means. | |
1458 | */ | |
1459 | #define PCI_IRQ_VIRTUAL (1 << 4) | |
1460 | ||
4fe0d154 CH |
1461 | #define PCI_IRQ_ALL_TYPES \ |
1462 | (PCI_IRQ_LEGACY | PCI_IRQ_MSI | PCI_IRQ_MSIX) | |
aff17164 | 1463 | |
1da177e4 LT |
1464 | /* kmem_cache style wrapper around pci_alloc_consistent() */ |
1465 | ||
1466 | #include <linux/dmapool.h> | |
1467 | ||
1468 | #define pci_pool dma_pool | |
1469 | #define pci_pool_create(name, pdev, size, align, allocation) \ | |
1470 | dma_pool_create(name, &pdev->dev, size, align, allocation) | |
1471 | #define pci_pool_destroy(pool) dma_pool_destroy(pool) | |
1472 | #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle) | |
01a7fd33 SS |
1473 | #define pci_pool_zalloc(pool, flags, handle) \ |
1474 | dma_pool_zalloc(pool, flags, handle) | |
1da177e4 LT |
1475 | #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr) |
1476 | ||
1da177e4 | 1477 | struct msix_entry { |
0aa0f5d1 BH |
1478 | u32 vector; /* Kernel uses to write allocated vector */ |
1479 | u16 entry; /* Driver uses to specify entry, OS writes */ | |
1da177e4 LT |
1480 | }; |
1481 | ||
4c859804 BH |
1482 | #ifdef CONFIG_PCI_MSI |
1483 | int pci_msi_vec_count(struct pci_dev *dev); | |
f39d5b72 | 1484 | void pci_disable_msi(struct pci_dev *dev); |
4c859804 | 1485 | int pci_msix_vec_count(struct pci_dev *dev); |
f39d5b72 | 1486 | void pci_disable_msix(struct pci_dev *dev); |
f39d5b72 BH |
1487 | void pci_restore_msi_state(struct pci_dev *dev); |
1488 | int pci_msi_enabled(void); | |
4fe03955 | 1489 | int pci_enable_msi(struct pci_dev *dev); |
4c859804 BH |
1490 | int pci_enable_msix_range(struct pci_dev *dev, struct msix_entry *entries, |
1491 | int minvec, int maxvec); | |
f7fc32cb AG |
1492 | static inline int pci_enable_msix_exact(struct pci_dev *dev, |
1493 | struct msix_entry *entries, int nvec) | |
1494 | { | |
1495 | int rc = pci_enable_msix_range(dev, entries, nvec, nvec); | |
1496 | if (rc < 0) | |
1497 | return rc; | |
1498 | return 0; | |
1499 | } | |
402723ad CH |
1500 | int pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs, |
1501 | unsigned int max_vecs, unsigned int flags, | |
c66d4bd1 | 1502 | struct irq_affinity *affd); |
402723ad | 1503 | |
aff17164 CH |
1504 | void pci_free_irq_vectors(struct pci_dev *dev); |
1505 | int pci_irq_vector(struct pci_dev *dev, unsigned int nr); | |
ee8d41e5 | 1506 | const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev, int vec); |
aff17164 | 1507 | |
4c859804 | 1508 | #else |
2ee546c4 | 1509 | static inline int pci_msi_vec_count(struct pci_dev *dev) { return -ENOSYS; } |
2ee546c4 BH |
1510 | static inline void pci_disable_msi(struct pci_dev *dev) { } |
1511 | static inline int pci_msix_vec_count(struct pci_dev *dev) { return -ENOSYS; } | |
2ee546c4 | 1512 | static inline void pci_disable_msix(struct pci_dev *dev) { } |
2ee546c4 BH |
1513 | static inline void pci_restore_msi_state(struct pci_dev *dev) { } |
1514 | static inline int pci_msi_enabled(void) { return 0; } | |
4fe03955 | 1515 | static inline int pci_enable_msi(struct pci_dev *dev) |
f7fc32cb | 1516 | { return -ENOSYS; } |
302a2523 | 1517 | static inline int pci_enable_msix_range(struct pci_dev *dev, |
0aa0f5d1 | 1518 | struct msix_entry *entries, int minvec, int maxvec) |
2ee546c4 | 1519 | { return -ENOSYS; } |
f7fc32cb | 1520 | static inline int pci_enable_msix_exact(struct pci_dev *dev, |
0aa0f5d1 | 1521 | struct msix_entry *entries, int nvec) |
f7fc32cb | 1522 | { return -ENOSYS; } |
402723ad CH |
1523 | |
1524 | static inline int | |
1525 | pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs, | |
1526 | unsigned int max_vecs, unsigned int flags, | |
c66d4bd1 | 1527 | struct irq_affinity *aff_desc) |
aff17164 | 1528 | { |
83b4605b CH |
1529 | if ((flags & PCI_IRQ_LEGACY) && min_vecs == 1 && dev->irq) |
1530 | return 1; | |
1531 | return -ENOSPC; | |
aff17164 | 1532 | } |
402723ad | 1533 | |
aff17164 CH |
1534 | static inline void pci_free_irq_vectors(struct pci_dev *dev) |
1535 | { | |
1536 | } | |
1537 | ||
1538 | static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr) | |
1539 | { | |
1540 | if (WARN_ON_ONCE(nr > 0)) | |
1541 | return -EINVAL; | |
1542 | return dev->irq; | |
1543 | } | |
ee8d41e5 TG |
1544 | static inline const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev, |
1545 | int vec) | |
1546 | { | |
1547 | return cpu_possible_mask; | |
1548 | } | |
1da177e4 LT |
1549 | #endif |
1550 | ||
0d58e6c1 PB |
1551 | /** |
1552 | * pci_irqd_intx_xlate() - Translate PCI INTx value to an IRQ domain hwirq | |
1553 | * @d: the INTx IRQ domain | |
1554 | * @node: the DT node for the device whose interrupt we're translating | |
1555 | * @intspec: the interrupt specifier data from the DT | |
1556 | * @intsize: the number of entries in @intspec | |
1557 | * @out_hwirq: pointer at which to write the hwirq number | |
1558 | * @out_type: pointer at which to write the interrupt type | |
1559 | * | |
1560 | * Translate a PCI INTx interrupt number from device tree in the range 1-4, as | |
1561 | * stored in the standard PCI_INTERRUPT_PIN register, to a value in the range | |
1562 | * 0-3 suitable for use in a 4 entry IRQ domain. That is, subtract one from the | |
1563 | * INTx value to obtain the hwirq number. | |
1564 | * | |
1565 | * Returns 0 on success, or -EINVAL if the interrupt specifier is out of range. | |
1566 | */ | |
1567 | static inline int pci_irqd_intx_xlate(struct irq_domain *d, | |
1568 | struct device_node *node, | |
1569 | const u32 *intspec, | |
1570 | unsigned int intsize, | |
1571 | unsigned long *out_hwirq, | |
1572 | unsigned int *out_type) | |
1573 | { | |
1574 | const u32 intx = intspec[0]; | |
1575 | ||
1576 | if (intx < PCI_INTERRUPT_INTA || intx > PCI_INTERRUPT_INTD) | |
1577 | return -EINVAL; | |
1578 | ||
1579 | *out_hwirq = intx - PCI_INTERRUPT_INTA; | |
1580 | return 0; | |
1581 | } | |
1582 | ||
ab0724ff | 1583 | #ifdef CONFIG_PCIEPORTBUS |
415e12b2 | 1584 | extern bool pcie_ports_disabled; |
5352a44a | 1585 | extern bool pcie_ports_native; |
ab0724ff MT |
1586 | #else |
1587 | #define pcie_ports_disabled true | |
5352a44a | 1588 | #define pcie_ports_native false |
ab0724ff | 1589 | #endif |
415e12b2 | 1590 | |
aff5d055 HK |
1591 | #define PCIE_LINK_STATE_L0S BIT(0) |
1592 | #define PCIE_LINK_STATE_L1 BIT(1) | |
1593 | #define PCIE_LINK_STATE_CLKPM BIT(2) | |
1594 | #define PCIE_LINK_STATE_L1_1 BIT(3) | |
1595 | #define PCIE_LINK_STATE_L1_2 BIT(4) | |
1596 | #define PCIE_LINK_STATE_L1_1_PCIPM BIT(5) | |
1597 | #define PCIE_LINK_STATE_L1_2_PCIPM BIT(6) | |
7ce2e76a | 1598 | |
4c859804 | 1599 | #ifdef CONFIG_PCIEASPM |
7ce2e76a KW |
1600 | int pci_disable_link_state(struct pci_dev *pdev, int state); |
1601 | int pci_disable_link_state_locked(struct pci_dev *pdev, int state); | |
1602 | void pcie_no_aspm(void); | |
f39d5b72 | 1603 | bool pcie_aspm_support_enabled(void); |
accd2dd7 | 1604 | bool pcie_aspm_enabled(struct pci_dev *pdev); |
4c859804 | 1605 | #else |
7ce2e76a KW |
1606 | static inline int pci_disable_link_state(struct pci_dev *pdev, int state) |
1607 | { return 0; } | |
1608 | static inline int pci_disable_link_state_locked(struct pci_dev *pdev, int state) | |
1609 | { return 0; } | |
1610 | static inline void pcie_no_aspm(void) { } | |
4c859804 | 1611 | static inline bool pcie_aspm_support_enabled(void) { return false; } |
accd2dd7 | 1612 | static inline bool pcie_aspm_enabled(struct pci_dev *pdev) { return false; } |
3e1b1600 AP |
1613 | #endif |
1614 | ||
415e12b2 | 1615 | #ifdef CONFIG_PCIEAER |
415e12b2 RW |
1616 | bool pci_aer_available(void); |
1617 | #else | |
415e12b2 RW |
1618 | static inline bool pci_aer_available(void) { return false; } |
1619 | #endif | |
1620 | ||
cef74409 GK |
1621 | bool pci_ats_disabled(void); |
1622 | ||
1d71eb53 VCG |
1623 | #ifdef CONFIG_PCIE_PTM |
1624 | int pci_enable_ptm(struct pci_dev *dev, u8 *granularity); | |
1625 | #else | |
1626 | static inline int pci_enable_ptm(struct pci_dev *dev, u8 *granularity) | |
1627 | { return -EINVAL; } | |
1628 | #endif | |
1629 | ||
f39d5b72 BH |
1630 | void pci_cfg_access_lock(struct pci_dev *dev); |
1631 | bool pci_cfg_access_trylock(struct pci_dev *dev); | |
1632 | void pci_cfg_access_unlock(struct pci_dev *dev); | |
e04b0ea2 | 1633 | |
e3a9b121 LC |
1634 | int pci_dev_trylock(struct pci_dev *dev); |
1635 | void pci_dev_unlock(struct pci_dev *dev); | |
1636 | ||
4352dfd5 GKH |
1637 | /* |
1638 | * PCI domain support. Sometimes called PCI segment (eg by ACPI), | |
f7625980 | 1639 | * a PCI domain is defined to be a set of PCI buses which share |
4352dfd5 GKH |
1640 | * configuration space. |
1641 | */ | |
32a2eea7 JG |
1642 | #ifdef CONFIG_PCI_DOMAINS |
1643 | extern int pci_domains_supported; | |
1644 | #else | |
1645 | enum { pci_domains_supported = 0 }; | |
2ee546c4 BH |
1646 | static inline int pci_domain_nr(struct pci_bus *bus) { return 0; } |
1647 | static inline int pci_proc_domain(struct pci_bus *bus) { return 0; } | |
32a2eea7 | 1648 | #endif /* CONFIG_PCI_DOMAINS */ |
1da177e4 | 1649 | |
670ba0c8 CM |
1650 | /* |
1651 | * Generic implementation for PCI domain support. If your | |
1652 | * architecture does not need custom management of PCI | |
1653 | * domains then this implementation will be used | |
1654 | */ | |
1655 | #ifdef CONFIG_PCI_DOMAINS_GENERIC | |
1656 | static inline int pci_domain_nr(struct pci_bus *bus) | |
1657 | { | |
1658 | return bus->domain_nr; | |
1659 | } | |
2ab51dde TN |
1660 | #ifdef CONFIG_ACPI |
1661 | int acpi_pci_bus_find_domain_nr(struct pci_bus *bus); | |
670ba0c8 | 1662 | #else |
2ab51dde TN |
1663 | static inline int acpi_pci_bus_find_domain_nr(struct pci_bus *bus) |
1664 | { return 0; } | |
1665 | #endif | |
9c7cb891 | 1666 | int pci_bus_find_domain_nr(struct pci_bus *bus, struct device *parent); |
670ba0c8 CM |
1667 | #endif |
1668 | ||
0aa0f5d1 | 1669 | /* Some architectures require additional setup to direct VGA traffic */ |
95a8b6ef | 1670 | typedef int (*arch_set_vga_state_t)(struct pci_dev *pdev, bool decode, |
0aa0f5d1 | 1671 | unsigned int command_bits, u32 flags); |
f39d5b72 | 1672 | void pci_register_set_vga_state(arch_set_vga_state_t func); |
95a8b6ef | 1673 | |
be9d2e89 JT |
1674 | static inline int |
1675 | pci_request_io_regions(struct pci_dev *pdev, const char *name) | |
1676 | { | |
1677 | return pci_request_selected_regions(pdev, | |
1678 | pci_select_bars(pdev, IORESOURCE_IO), name); | |
1679 | } | |
1680 | ||
1681 | static inline void | |
1682 | pci_release_io_regions(struct pci_dev *pdev) | |
1683 | { | |
1684 | return pci_release_selected_regions(pdev, | |
1685 | pci_select_bars(pdev, IORESOURCE_IO)); | |
1686 | } | |
1687 | ||
1688 | static inline int | |
1689 | pci_request_mem_regions(struct pci_dev *pdev, const char *name) | |
1690 | { | |
1691 | return pci_request_selected_regions(pdev, | |
1692 | pci_select_bars(pdev, IORESOURCE_MEM), name); | |
1693 | } | |
1694 | ||
1695 | static inline void | |
1696 | pci_release_mem_regions(struct pci_dev *pdev) | |
1697 | { | |
1698 | return pci_release_selected_regions(pdev, | |
1699 | pci_select_bars(pdev, IORESOURCE_MEM)); | |
1700 | } | |
1701 | ||
4352dfd5 | 1702 | #else /* CONFIG_PCI is not enabled */ |
1da177e4 | 1703 | |
5bbe029f BH |
1704 | static inline void pci_set_flags(int flags) { } |
1705 | static inline void pci_add_flags(int flags) { } | |
1706 | static inline void pci_clear_flags(int flags) { } | |
1707 | static inline int pci_has_flag(int flag) { return 0; } | |
1708 | ||
1da177e4 | 1709 | /* |
0aa0f5d1 BH |
1710 | * If the system does not have PCI, clearly these return errors. Define |
1711 | * these as simple inline functions to avoid hair in drivers. | |
1da177e4 | 1712 | */ |
05cca6e5 GKH |
1713 | #define _PCI_NOP(o, s, t) \ |
1714 | static inline int pci_##o##_config_##s(struct pci_dev *dev, \ | |
1715 | int where, t val) \ | |
1da177e4 | 1716 | { return PCIBIOS_FUNC_NOT_SUPPORTED; } |
05cca6e5 GKH |
1717 | |
1718 | #define _PCI_NOP_ALL(o, x) _PCI_NOP(o, byte, u8 x) \ | |
1719 | _PCI_NOP(o, word, u16 x) \ | |
1720 | _PCI_NOP(o, dword, u32 x) | |
1da177e4 LT |
1721 | _PCI_NOP_ALL(read, *) |
1722 | _PCI_NOP_ALL(write,) | |
1723 | ||
d42552c3 | 1724 | static inline struct pci_dev *pci_get_device(unsigned int vendor, |
05cca6e5 GKH |
1725 | unsigned int device, |
1726 | struct pci_dev *from) | |
2ee546c4 | 1727 | { return NULL; } |
d42552c3 | 1728 | |
05cca6e5 GKH |
1729 | static inline struct pci_dev *pci_get_subsys(unsigned int vendor, |
1730 | unsigned int device, | |
1731 | unsigned int ss_vendor, | |
1732 | unsigned int ss_device, | |
b08508c4 | 1733 | struct pci_dev *from) |
2ee546c4 | 1734 | { return NULL; } |
1da177e4 | 1735 | |
05cca6e5 GKH |
1736 | static inline struct pci_dev *pci_get_class(unsigned int class, |
1737 | struct pci_dev *from) | |
2ee546c4 | 1738 | { return NULL; } |
1da177e4 LT |
1739 | |
1740 | #define pci_dev_present(ids) (0) | |
ed4aaadb | 1741 | #define no_pci_devices() (1) |
1da177e4 LT |
1742 | #define pci_dev_put(dev) do { } while (0) |
1743 | ||
2ee546c4 BH |
1744 | static inline void pci_set_master(struct pci_dev *dev) { } |
1745 | static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; } | |
1746 | static inline void pci_disable_device(struct pci_dev *dev) { } | |
977da073 | 1747 | static inline int pcim_enable_device(struct pci_dev *pdev) { return -EIO; } |
05cca6e5 | 1748 | static inline int pci_assign_resource(struct pci_dev *dev, int i) |
2ee546c4 | 1749 | { return -EBUSY; } |
05cca6e5 GKH |
1750 | static inline int __pci_register_driver(struct pci_driver *drv, |
1751 | struct module *owner) | |
2ee546c4 | 1752 | { return 0; } |
05cca6e5 | 1753 | static inline int pci_register_driver(struct pci_driver *drv) |
2ee546c4 BH |
1754 | { return 0; } |
1755 | static inline void pci_unregister_driver(struct pci_driver *drv) { } | |
f646c2a0 | 1756 | static inline u8 pci_find_capability(struct pci_dev *dev, int cap) |
2ee546c4 | 1757 | { return 0; } |
05cca6e5 GKH |
1758 | static inline int pci_find_next_capability(struct pci_dev *dev, u8 post, |
1759 | int cap) | |
2ee546c4 | 1760 | { return 0; } |
05cca6e5 | 1761 | static inline int pci_find_ext_capability(struct pci_dev *dev, int cap) |
2ee546c4 | 1762 | { return 0; } |
05cca6e5 | 1763 | |
70c0923b JK |
1764 | static inline u64 pci_get_dsn(struct pci_dev *dev) |
1765 | { return 0; } | |
1766 | ||
1da177e4 | 1767 | /* Power management related routines */ |
2ee546c4 BH |
1768 | static inline int pci_save_state(struct pci_dev *dev) { return 0; } |
1769 | static inline void pci_restore_state(struct pci_dev *dev) { } | |
05cca6e5 | 1770 | static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state) |
2ee546c4 | 1771 | { return 0; } |
3449248c | 1772 | static inline int pci_wake_from_d3(struct pci_dev *dev, bool enable) |
2ee546c4 | 1773 | { return 0; } |
05cca6e5 GKH |
1774 | static inline pci_power_t pci_choose_state(struct pci_dev *dev, |
1775 | pm_message_t state) | |
2ee546c4 | 1776 | { return PCI_D0; } |
05cca6e5 GKH |
1777 | static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state, |
1778 | int enable) | |
2ee546c4 | 1779 | { return 0; } |
48a92a81 | 1780 | |
afd29f90 MW |
1781 | static inline struct resource *pci_find_resource(struct pci_dev *dev, |
1782 | struct resource *res) | |
1783 | { return NULL; } | |
05cca6e5 | 1784 | static inline int pci_request_regions(struct pci_dev *dev, const char *res_name) |
2ee546c4 BH |
1785 | { return -EIO; } |
1786 | static inline void pci_release_regions(struct pci_dev *dev) { } | |
0da0ead9 | 1787 | |
00dcc7cf RH |
1788 | static inline int pci_register_io_range(struct fwnode_handle *fwnode, |
1789 | phys_addr_t addr, resource_size_t size) | |
1790 | { return -EINVAL; } | |
1791 | ||
c5076cfe TN |
1792 | static inline unsigned long pci_address_to_pio(phys_addr_t addr) { return -1; } |
1793 | ||
d80d0217 RD |
1794 | static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from) |
1795 | { return NULL; } | |
d80d0217 RD |
1796 | static inline struct pci_dev *pci_get_slot(struct pci_bus *bus, |
1797 | unsigned int devfn) | |
1798 | { return NULL; } | |
7912af5c RD |
1799 | static inline struct pci_dev *pci_get_domain_bus_and_slot(int domain, |
1800 | unsigned int bus, unsigned int devfn) | |
1801 | { return NULL; } | |
d80d0217 | 1802 | |
2ee546c4 BH |
1803 | static inline int pci_domain_nr(struct pci_bus *bus) { return 0; } |
1804 | static inline struct pci_dev *pci_dev_get(struct pci_dev *dev) { return NULL; } | |
12ea6cad | 1805 | |
fb8a0d9d WM |
1806 | #define dev_is_pci(d) (false) |
1807 | #define dev_is_pf(d) (false) | |
fe594932 GU |
1808 | static inline bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags) |
1809 | { return false; } | |
80db6f08 NC |
1810 | static inline int pci_irqd_intx_xlate(struct irq_domain *d, |
1811 | struct device_node *node, | |
1812 | const u32 *intspec, | |
1813 | unsigned int intsize, | |
1814 | unsigned long *out_hwirq, | |
1815 | unsigned int *out_type) | |
1816 | { return -EINVAL; } | |
9c212009 LR |
1817 | |
1818 | static inline const struct pci_device_id *pci_match_id(const struct pci_device_id *ids, | |
1819 | struct pci_dev *dev) | |
1820 | { return NULL; } | |
b9ae16d8 | 1821 | static inline bool pci_ats_disabled(void) { return true; } |
0d8006dd HX |
1822 | |
1823 | static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr) | |
1824 | { | |
1825 | return -EINVAL; | |
1826 | } | |
1827 | ||
1828 | static inline int | |
1829 | pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs, | |
1830 | unsigned int max_vecs, unsigned int flags, | |
1831 | struct irq_affinity *aff_desc) | |
1832 | { | |
1833 | return -ENOSPC; | |
1834 | } | |
4352dfd5 | 1835 | #endif /* CONFIG_PCI */ |
1da177e4 | 1836 | |
0d8006dd HX |
1837 | static inline int |
1838 | pci_alloc_irq_vectors(struct pci_dev *dev, unsigned int min_vecs, | |
1839 | unsigned int max_vecs, unsigned int flags) | |
1840 | { | |
1841 | return pci_alloc_irq_vectors_affinity(dev, min_vecs, max_vecs, flags, | |
1842 | NULL); | |
1843 | } | |
1844 | ||
4352dfd5 GKH |
1845 | /* Include architecture-dependent settings and functions */ |
1846 | ||
1847 | #include <asm/pci.h> | |
1da177e4 | 1848 | |
d1bbf38a | 1849 | /* These two functions provide almost identical functionality. Depending |
f7195824 DW |
1850 | * on the architecture, one will be implemented as a wrapper around the |
1851 | * other (in drivers/pci/mmap.c). | |
1852 | * | |
1853 | * pci_mmap_resource_range() maps a specific BAR, and vm->vm_pgoff | |
1854 | * is expected to be an offset within that region. | |
1855 | * | |
1856 | * pci_mmap_page_range() is the legacy architecture-specific interface, | |
1857 | * which accepts a "user visible" resource address converted by | |
1858 | * pci_resource_to_user(), as used in the legacy mmap() interface in | |
1859 | * /proc/bus/pci/. | |
1860 | */ | |
1861 | int pci_mmap_resource_range(struct pci_dev *dev, int bar, | |
1862 | struct vm_area_struct *vma, | |
1863 | enum pci_mmap_state mmap_state, int write_combine); | |
f66e2258 DW |
1864 | int pci_mmap_page_range(struct pci_dev *pdev, int bar, |
1865 | struct vm_area_struct *vma, | |
11df1954 DW |
1866 | enum pci_mmap_state mmap_state, int write_combine); |
1867 | ||
ae749c7a DW |
1868 | #ifndef arch_can_pci_mmap_wc |
1869 | #define arch_can_pci_mmap_wc() 0 | |
1870 | #endif | |
2bea36fd | 1871 | |
e854d8b2 DW |
1872 | #ifndef arch_can_pci_mmap_io |
1873 | #define arch_can_pci_mmap_io() 0 | |
2bea36fd DW |
1874 | #define pci_iobar_pfn(pdev, bar, vma) (-EINVAL) |
1875 | #else | |
1876 | int pci_iobar_pfn(struct pci_dev *pdev, int bar, struct vm_area_struct *vma); | |
e854d8b2 | 1877 | #endif |
ae749c7a | 1878 | |
92016ba5 JO |
1879 | #ifndef pci_root_bus_fwnode |
1880 | #define pci_root_bus_fwnode(bus) NULL | |
1881 | #endif | |
1882 | ||
0aa0f5d1 BH |
1883 | /* |
1884 | * These helpers provide future and backwards compatibility | |
1885 | * for accessing popular PCI BAR info | |
1886 | */ | |
05cca6e5 GKH |
1887 | #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start) |
1888 | #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end) | |
1889 | #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags) | |
1da177e4 | 1890 | #define pci_resource_len(dev,bar) \ |
05cca6e5 GKH |
1891 | ((pci_resource_start((dev), (bar)) == 0 && \ |
1892 | pci_resource_end((dev), (bar)) == \ | |
1893 | pci_resource_start((dev), (bar))) ? 0 : \ | |
1894 | \ | |
1895 | (pci_resource_end((dev), (bar)) - \ | |
1896 | pci_resource_start((dev), (bar)) + 1)) | |
1da177e4 | 1897 | |
0aa0f5d1 BH |
1898 | /* |
1899 | * Similar to the helpers above, these manipulate per-pci_dev | |
1da177e4 LT |
1900 | * driver-specific data. They are really just a wrapper around |
1901 | * the generic device structure functions of these calls. | |
1902 | */ | |
05cca6e5 | 1903 | static inline void *pci_get_drvdata(struct pci_dev *pdev) |
1da177e4 LT |
1904 | { |
1905 | return dev_get_drvdata(&pdev->dev); | |
1906 | } | |
1907 | ||
05cca6e5 | 1908 | static inline void pci_set_drvdata(struct pci_dev *pdev, void *data) |
1da177e4 LT |
1909 | { |
1910 | dev_set_drvdata(&pdev->dev, data); | |
1911 | } | |
1912 | ||
2fc90f61 | 1913 | static inline const char *pci_name(const struct pci_dev *pdev) |
1da177e4 | 1914 | { |
c6c4f070 | 1915 | return dev_name(&pdev->dev); |
1da177e4 LT |
1916 | } |
1917 | ||
8221a013 BH |
1918 | void pci_resource_to_user(const struct pci_dev *dev, int bar, |
1919 | const struct resource *rsrc, | |
1920 | resource_size_t *start, resource_size_t *end); | |
2311b1f2 | 1921 | |
1da177e4 | 1922 | /* |
0aa0f5d1 BH |
1923 | * The world is not perfect and supplies us with broken PCI devices. |
1924 | * For at least a part of these bugs we need a work-around, so both | |
1925 | * generic (drivers/pci/quirks.c) and per-architecture code can define | |
1926 | * fixup hooks to be called for particular buggy devices. | |
1da177e4 LT |
1927 | */ |
1928 | ||
1929 | struct pci_fixup { | |
0aa0f5d1 BH |
1930 | u16 vendor; /* Or PCI_ANY_ID */ |
1931 | u16 device; /* Or PCI_ANY_ID */ | |
1932 | u32 class; /* Or PCI_ANY_ID */ | |
f4ca5c6a | 1933 | unsigned int class_shift; /* should be 0, 8, 16 */ |
c9d8b55f AB |
1934 | #ifdef CONFIG_HAVE_ARCH_PREL32_RELOCATIONS |
1935 | int hook_offset; | |
1936 | #else | |
1da177e4 | 1937 | void (*hook)(struct pci_dev *dev); |
c9d8b55f | 1938 | #endif |
1da177e4 LT |
1939 | }; |
1940 | ||
1941 | enum pci_fixup_pass { | |
1942 | pci_fixup_early, /* Before probing BARs */ | |
1943 | pci_fixup_header, /* After reading configuration header */ | |
1944 | pci_fixup_final, /* Final phase of device fixups */ | |
1945 | pci_fixup_enable, /* pci_enable_device() time */ | |
e1a2a51e | 1946 | pci_fixup_resume, /* pci_device_resume() */ |
7d2a01b8 | 1947 | pci_fixup_suspend, /* pci_device_suspend() */ |
e1a2a51e | 1948 | pci_fixup_resume_early, /* pci_device_resume_early() */ |
7d2a01b8 | 1949 | pci_fixup_suspend_late, /* pci_device_suspend_late() */ |
1da177e4 LT |
1950 | }; |
1951 | ||
c9d8b55f | 1952 | #ifdef CONFIG_HAVE_ARCH_PREL32_RELOCATIONS |
09a4e4d9 | 1953 | #define ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ |
c9d8b55f AB |
1954 | class_shift, hook) \ |
1955 | __ADDRESSABLE(hook) \ | |
1956 | asm(".section " #sec ", \"a\" \n" \ | |
1957 | ".balign 16 \n" \ | |
1958 | ".short " #vendor ", " #device " \n" \ | |
1959 | ".long " #class ", " #class_shift " \n" \ | |
1960 | ".long " #hook " - . \n" \ | |
1961 | ".previous \n"); | |
09a4e4d9 ST |
1962 | |
1963 | /* | |
1964 | * Clang's LTO may rename static functions in C, but has no way to | |
1965 | * handle such renamings when referenced from inline asm. To work | |
1966 | * around this, create global C stubs for these cases. | |
1967 | */ | |
1968 | #ifdef CONFIG_LTO_CLANG | |
1969 | #define __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ | |
1970 | class_shift, hook, stub) \ | |
ff301ceb ST |
1971 | void __cficanonical stub(struct pci_dev *dev); \ |
1972 | void __cficanonical stub(struct pci_dev *dev) \ | |
09a4e4d9 ST |
1973 | { \ |
1974 | hook(dev); \ | |
1975 | } \ | |
1976 | ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ | |
1977 | class_shift, stub) | |
1978 | #else | |
1979 | #define __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ | |
1980 | class_shift, hook, stub) \ | |
1981 | ___DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ | |
1982 | class_shift, hook) | |
1983 | #endif | |
1984 | ||
c9d8b55f AB |
1985 | #define DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ |
1986 | class_shift, hook) \ | |
1987 | __DECLARE_PCI_FIXUP_SECTION(sec, name, vendor, device, class, \ | |
09a4e4d9 | 1988 | class_shift, hook, __UNIQUE_ID(hook)) |
c9d8b55f | 1989 | #else |
1da177e4 | 1990 | /* Anonymous variables would be nice... */ |
f4ca5c6a YL |
1991 | #define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, class, \ |
1992 | class_shift, hook) \ | |
ecf61c78 | 1993 | static const struct pci_fixup __PASTE(__pci_fixup_##name,__LINE__) __used \ |
f4ca5c6a YL |
1994 | __attribute__((__section__(#section), aligned((sizeof(void *))))) \ |
1995 | = { vendor, device, class, class_shift, hook }; | |
c9d8b55f | 1996 | #endif |
f4ca5c6a YL |
1997 | |
1998 | #define DECLARE_PCI_FIXUP_CLASS_EARLY(vendor, device, class, \ | |
1999 | class_shift, hook) \ | |
2000 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \ | |
ecf61c78 | 2001 | hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2002 | #define DECLARE_PCI_FIXUP_CLASS_HEADER(vendor, device, class, \ |
2003 | class_shift, hook) \ | |
2004 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \ | |
ecf61c78 | 2005 | hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2006 | #define DECLARE_PCI_FIXUP_CLASS_FINAL(vendor, device, class, \ |
2007 | class_shift, hook) \ | |
2008 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \ | |
ecf61c78 | 2009 | hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2010 | #define DECLARE_PCI_FIXUP_CLASS_ENABLE(vendor, device, class, \ |
2011 | class_shift, hook) \ | |
2012 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \ | |
ecf61c78 | 2013 | hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2014 | #define DECLARE_PCI_FIXUP_CLASS_RESUME(vendor, device, class, \ |
2015 | class_shift, hook) \ | |
2016 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \ | |
0aa0f5d1 | 2017 | resume##hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2018 | #define DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(vendor, device, class, \ |
2019 | class_shift, hook) \ | |
2020 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \ | |
0aa0f5d1 | 2021 | resume_early##hook, vendor, device, class, class_shift, hook) |
f4ca5c6a YL |
2022 | #define DECLARE_PCI_FIXUP_CLASS_SUSPEND(vendor, device, class, \ |
2023 | class_shift, hook) \ | |
2024 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \ | |
0aa0f5d1 | 2025 | suspend##hook, vendor, device, class, class_shift, hook) |
7d2a01b8 AN |
2026 | #define DECLARE_PCI_FIXUP_CLASS_SUSPEND_LATE(vendor, device, class, \ |
2027 | class_shift, hook) \ | |
2028 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \ | |
0aa0f5d1 | 2029 | suspend_late##hook, vendor, device, class, class_shift, hook) |
f4ca5c6a | 2030 | |
1da177e4 LT |
2031 | #define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook) \ |
2032 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \ | |
ecf61c78 | 2033 | hook, vendor, device, PCI_ANY_ID, 0, hook) |
1da177e4 LT |
2034 | #define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook) \ |
2035 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \ | |
ecf61c78 | 2036 | hook, vendor, device, PCI_ANY_ID, 0, hook) |
1da177e4 LT |
2037 | #define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook) \ |
2038 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \ | |
ecf61c78 | 2039 | hook, vendor, device, PCI_ANY_ID, 0, hook) |
1da177e4 LT |
2040 | #define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook) \ |
2041 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \ | |
ecf61c78 | 2042 | hook, vendor, device, PCI_ANY_ID, 0, hook) |
1597cacb AC |
2043 | #define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook) \ |
2044 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \ | |
0aa0f5d1 | 2045 | resume##hook, vendor, device, PCI_ANY_ID, 0, hook) |
e1a2a51e RW |
2046 | #define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook) \ |
2047 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \ | |
0aa0f5d1 | 2048 | resume_early##hook, vendor, device, PCI_ANY_ID, 0, hook) |
e1a2a51e RW |
2049 | #define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook) \ |
2050 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \ | |
0aa0f5d1 | 2051 | suspend##hook, vendor, device, PCI_ANY_ID, 0, hook) |
7d2a01b8 AN |
2052 | #define DECLARE_PCI_FIXUP_SUSPEND_LATE(vendor, device, hook) \ |
2053 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \ | |
0aa0f5d1 | 2054 | suspend_late##hook, vendor, device, PCI_ANY_ID, 0, hook) |
1da177e4 | 2055 | |
93177a74 | 2056 | #ifdef CONFIG_PCI_QUIRKS |
1da177e4 | 2057 | void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev); |
93177a74 RW |
2058 | #else |
2059 | static inline void pci_fixup_device(enum pci_fixup_pass pass, | |
2ee546c4 | 2060 | struct pci_dev *dev) { } |
93177a74 | 2061 | #endif |
1da177e4 | 2062 | |
05cca6e5 | 2063 | void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen); |
5ea81769 | 2064 | void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr); |
05cca6e5 | 2065 | void __iomem * const *pcim_iomap_table(struct pci_dev *pdev); |
fb7ebfe4 YL |
2066 | int pcim_iomap_regions(struct pci_dev *pdev, int mask, const char *name); |
2067 | int pcim_iomap_regions_request_all(struct pci_dev *pdev, int mask, | |
916fbfb7 | 2068 | const char *name); |
fb7ebfe4 | 2069 | void pcim_iounmap_regions(struct pci_dev *pdev, int mask); |
5ea81769 | 2070 | |
1da177e4 | 2071 | extern int pci_pci_problems; |
236561e5 | 2072 | #define PCIPCI_FAIL 1 /* No PCI PCI DMA */ |
1da177e4 LT |
2073 | #define PCIPCI_TRITON 2 |
2074 | #define PCIPCI_NATOMA 4 | |
2075 | #define PCIPCI_VIAETBF 8 | |
2076 | #define PCIPCI_VSFX 16 | |
236561e5 AC |
2077 | #define PCIPCI_ALIMAGIK 32 /* Need low latency setting */ |
2078 | #define PCIAGP_FAIL 64 /* No PCI to AGP DMA */ | |
1da177e4 | 2079 | |
4516a618 AN |
2080 | extern unsigned long pci_cardbus_io_size; |
2081 | extern unsigned long pci_cardbus_mem_size; | |
15856ad5 | 2082 | extern u8 pci_dfl_cache_line_size; |
ac1aa47b | 2083 | extern u8 pci_cache_line_size; |
4516a618 | 2084 | |
f7625980 | 2085 | /* Architecture-specific versions may override these (weak) */ |
19792a08 | 2086 | void pcibios_disable_device(struct pci_dev *dev); |
cfce9fb8 | 2087 | void pcibios_set_master(struct pci_dev *dev); |
19792a08 AB |
2088 | int pcibios_set_pcie_reset_state(struct pci_dev *dev, |
2089 | enum pcie_reset_state state); | |
eca0d467 | 2090 | int pcibios_add_device(struct pci_dev *dev); |
6ae32c53 | 2091 | void pcibios_release_device(struct pci_dev *dev); |
5d32a665 | 2092 | #ifdef CONFIG_PCI |
a43ae58c | 2093 | void pcibios_penalize_isa_irq(int irq, int active); |
5d32a665 SK |
2094 | #else |
2095 | static inline void pcibios_penalize_isa_irq(int irq, int active) {} | |
2096 | #endif | |
890e4847 JL |
2097 | int pcibios_alloc_irq(struct pci_dev *dev); |
2098 | void pcibios_free_irq(struct pci_dev *dev); | |
619e6f34 | 2099 | resource_size_t pcibios_default_alignment(void); |
575e3348 | 2100 | |
935c760e | 2101 | #if defined(CONFIG_PCI_MMCONFIG) || defined(CONFIG_ACPI_MCFG) |
f39d5b72 BH |
2102 | void __init pci_mmcfg_early_init(void); |
2103 | void __init pci_mmcfg_late_init(void); | |
7752d5cf | 2104 | #else |
bb63b421 | 2105 | static inline void pci_mmcfg_early_init(void) { } |
7752d5cf RH |
2106 | static inline void pci_mmcfg_late_init(void) { } |
2107 | #endif | |
2108 | ||
642c92da | 2109 | int pci_ext_cfg_avail(void); |
0ef5f8f6 | 2110 | |
1684f5dd | 2111 | void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar); |
c43996f4 | 2112 | void __iomem *pci_ioremap_wc_bar(struct pci_dev *pdev, int bar); |
aa42d7c6 | 2113 | |
dd7cc44d | 2114 | #ifdef CONFIG_PCI_IOV |
b07579c0 WY |
2115 | int pci_iov_virtfn_bus(struct pci_dev *dev, int id); |
2116 | int pci_iov_virtfn_devfn(struct pci_dev *dev, int id); | |
2117 | ||
f39d5b72 BH |
2118 | int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn); |
2119 | void pci_disable_sriov(struct pci_dev *dev); | |
a1ceea67 NS |
2120 | |
2121 | int pci_iov_sysfs_link(struct pci_dev *dev, struct pci_dev *virtfn, int id); | |
753f6124 JS |
2122 | int pci_iov_add_virtfn(struct pci_dev *dev, int id); |
2123 | void pci_iov_remove_virtfn(struct pci_dev *dev, int id); | |
f39d5b72 | 2124 | int pci_num_vf(struct pci_dev *dev); |
5a8eb242 | 2125 | int pci_vfs_assigned(struct pci_dev *dev); |
f39d5b72 BH |
2126 | int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs); |
2127 | int pci_sriov_get_totalvfs(struct pci_dev *dev); | |
8effc395 | 2128 | int pci_sriov_configure_simple(struct pci_dev *dev, int nr_virtfn); |
0e6c9122 | 2129 | resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno); |
608c0d88 | 2130 | void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe); |
619e6f34 MM |
2131 | |
2132 | /* Arch may override these (weak) */ | |
2133 | int pcibios_sriov_enable(struct pci_dev *pdev, u16 num_vfs); | |
2134 | int pcibios_sriov_disable(struct pci_dev *pdev); | |
2135 | resource_size_t pcibios_iov_resource_alignment(struct pci_dev *dev, int resno); | |
dd7cc44d | 2136 | #else |
b07579c0 WY |
2137 | static inline int pci_iov_virtfn_bus(struct pci_dev *dev, int id) |
2138 | { | |
2139 | return -ENOSYS; | |
2140 | } | |
2141 | static inline int pci_iov_virtfn_devfn(struct pci_dev *dev, int id) | |
2142 | { | |
2143 | return -ENOSYS; | |
2144 | } | |
dd7cc44d | 2145 | static inline int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn) |
2ee546c4 | 2146 | { return -ENODEV; } |
a1ceea67 NS |
2147 | |
2148 | static inline int pci_iov_sysfs_link(struct pci_dev *dev, | |
2149 | struct pci_dev *virtfn, int id) | |
2150 | { | |
2151 | return -ENODEV; | |
2152 | } | |
753f6124 | 2153 | static inline int pci_iov_add_virtfn(struct pci_dev *dev, int id) |
c194f7ea WY |
2154 | { |
2155 | return -ENOSYS; | |
2156 | } | |
2157 | static inline void pci_iov_remove_virtfn(struct pci_dev *dev, | |
753f6124 | 2158 | int id) { } |
2ee546c4 | 2159 | static inline void pci_disable_sriov(struct pci_dev *dev) { } |
2ee546c4 | 2160 | static inline int pci_num_vf(struct pci_dev *dev) { return 0; } |
5a8eb242 | 2161 | static inline int pci_vfs_assigned(struct pci_dev *dev) |
2ee546c4 | 2162 | { return 0; } |
bff73156 | 2163 | static inline int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs) |
2ee546c4 | 2164 | { return 0; } |
bff73156 | 2165 | static inline int pci_sriov_get_totalvfs(struct pci_dev *dev) |
2ee546c4 | 2166 | { return 0; } |
8effc395 | 2167 | #define pci_sriov_configure_simple NULL |
0e6c9122 WY |
2168 | static inline resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno) |
2169 | { return 0; } | |
608c0d88 | 2170 | static inline void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe) { } |
dd7cc44d YZ |
2171 | #endif |
2172 | ||
c825bc94 | 2173 | #if defined(CONFIG_HOTPLUG_PCI) || defined(CONFIG_HOTPLUG_PCI_MODULE) |
f39d5b72 BH |
2174 | void pci_hp_create_module_link(struct pci_slot *pci_slot); |
2175 | void pci_hp_remove_module_link(struct pci_slot *pci_slot); | |
c825bc94 KK |
2176 | #endif |
2177 | ||
d7b7e605 KK |
2178 | /** |
2179 | * pci_pcie_cap - get the saved PCIe capability offset | |
2180 | * @dev: PCI device | |
2181 | * | |
2182 | * PCIe capability offset is calculated at PCI device initialization | |
2183 | * time and saved in the data structure. This function returns saved | |
2184 | * PCIe capability offset. Using this instead of pci_find_capability() | |
2185 | * reduces unnecessary search in the PCI configuration space. If you | |
2186 | * need to calculate PCIe capability offset from raw device for some | |
2187 | * reasons, please use pci_find_capability() instead. | |
2188 | */ | |
2189 | static inline int pci_pcie_cap(struct pci_dev *dev) | |
2190 | { | |
2191 | return dev->pcie_cap; | |
2192 | } | |
2193 | ||
7eb776c4 KK |
2194 | /** |
2195 | * pci_is_pcie - check if the PCI device is PCI Express capable | |
2196 | * @dev: PCI device | |
2197 | * | |
a895c28a | 2198 | * Returns: true if the PCI device is PCI Express capable, false otherwise. |
7eb776c4 KK |
2199 | */ |
2200 | static inline bool pci_is_pcie(struct pci_dev *dev) | |
2201 | { | |
a895c28a | 2202 | return pci_pcie_cap(dev); |
7eb776c4 KK |
2203 | } |
2204 | ||
7c9c003c MS |
2205 | /** |
2206 | * pcie_caps_reg - get the PCIe Capabilities Register | |
2207 | * @dev: PCI device | |
2208 | */ | |
2209 | static inline u16 pcie_caps_reg(const struct pci_dev *dev) | |
2210 | { | |
2211 | return dev->pcie_flags_reg; | |
2212 | } | |
2213 | ||
786e2288 YW |
2214 | /** |
2215 | * pci_pcie_type - get the PCIe device/port type | |
2216 | * @dev: PCI device | |
2217 | */ | |
2218 | static inline int pci_pcie_type(const struct pci_dev *dev) | |
2219 | { | |
1c531d82 | 2220 | return (pcie_caps_reg(dev) & PCI_EXP_FLAGS_TYPE) >> 4; |
786e2288 YW |
2221 | } |
2222 | ||
6ae72bfa YY |
2223 | /** |
2224 | * pcie_find_root_port - Get the PCIe root port device | |
2225 | * @dev: PCI device | |
2226 | * | |
2227 | * Traverse up the parent chain and return the PCIe Root Port PCI Device | |
2228 | * for a given PCI/PCIe Device. | |
2229 | */ | |
e784930b JT |
2230 | static inline struct pci_dev *pcie_find_root_port(struct pci_dev *dev) |
2231 | { | |
5396956c MW |
2232 | while (dev) { |
2233 | if (pci_is_pcie(dev) && | |
2234 | pci_pcie_type(dev) == PCI_EXP_TYPE_ROOT_PORT) | |
2235 | return dev; | |
2236 | dev = pci_upstream_bridge(dev); | |
e784930b | 2237 | } |
6ae72bfa | 2238 | |
e784930b JT |
2239 | return NULL; |
2240 | } | |
2241 | ||
5d990b62 | 2242 | void pci_request_acs(void); |
ad805758 AW |
2243 | bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags); |
2244 | bool pci_acs_path_enabled(struct pci_dev *start, | |
2245 | struct pci_dev *end, u16 acs_flags); | |
430a2368 | 2246 | int pci_enable_atomic_ops_to_root(struct pci_dev *dev, u32 cap_mask); |
a2ce7662 | 2247 | |
7ad506fa | 2248 | #define PCI_VPD_LRDT 0x80 /* Large Resource Data Type */ |
63ddc0b8 | 2249 | #define PCI_VPD_LRDT_ID(x) ((x) | PCI_VPD_LRDT) |
7ad506fa MC |
2250 | |
2251 | /* Large Resource Data Type Tag Item Names */ | |
2252 | #define PCI_VPD_LTIN_ID_STRING 0x02 /* Identifier String */ | |
2253 | #define PCI_VPD_LTIN_RO_DATA 0x10 /* Read-Only Data */ | |
2254 | #define PCI_VPD_LTIN_RW_DATA 0x11 /* Read-Write Data */ | |
2255 | ||
2256 | #define PCI_VPD_LRDT_ID_STRING PCI_VPD_LRDT_ID(PCI_VPD_LTIN_ID_STRING) | |
2257 | #define PCI_VPD_LRDT_RO_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RO_DATA) | |
2258 | #define PCI_VPD_LRDT_RW_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RW_DATA) | |
2259 | ||
2260 | /* Small Resource Data Type Tag Item Names */ | |
9eb45d5c | 2261 | #define PCI_VPD_STIN_END 0x0f /* End */ |
7ad506fa | 2262 | |
9eb45d5c | 2263 | #define PCI_VPD_SRDT_END (PCI_VPD_STIN_END << 3) |
7ad506fa MC |
2264 | |
2265 | #define PCI_VPD_SRDT_TIN_MASK 0x78 | |
2266 | #define PCI_VPD_SRDT_LEN_MASK 0x07 | |
9eb45d5c | 2267 | #define PCI_VPD_LRDT_TIN_MASK 0x7f |
7ad506fa MC |
2268 | |
2269 | #define PCI_VPD_LRDT_TAG_SIZE 3 | |
2270 | #define PCI_VPD_SRDT_TAG_SIZE 1 | |
a2ce7662 | 2271 | |
e1d5bdab MC |
2272 | #define PCI_VPD_INFO_FLD_HDR_SIZE 3 |
2273 | ||
4067a854 | 2274 | #define PCI_VPD_RO_KEYWORD_PARTNO "PN" |
16efafa3 | 2275 | #define PCI_VPD_RO_KEYWORD_SERIALNO "SN" |
4067a854 MC |
2276 | #define PCI_VPD_RO_KEYWORD_MFR_ID "MN" |
2277 | #define PCI_VPD_RO_KEYWORD_VENDOR0 "V0" | |
d4894f3e | 2278 | #define PCI_VPD_RO_KEYWORD_CHKSUM "RV" |
4067a854 | 2279 | |
a2ce7662 MC |
2280 | /** |
2281 | * pci_vpd_lrdt_size - Extracts the Large Resource Data Type length | |
2282 | * @lrdt: Pointer to the beginning of the Large Resource Data Type tag | |
2283 | * | |
2284 | * Returns the extracted Large Resource Data Type length. | |
2285 | */ | |
2286 | static inline u16 pci_vpd_lrdt_size(const u8 *lrdt) | |
2287 | { | |
2288 | return (u16)lrdt[1] + ((u16)lrdt[2] << 8); | |
2289 | } | |
2290 | ||
9eb45d5c HR |
2291 | /** |
2292 | * pci_vpd_lrdt_tag - Extracts the Large Resource Data Type Tag Item | |
2293 | * @lrdt: Pointer to the beginning of the Large Resource Data Type tag | |
2294 | * | |
2295 | * Returns the extracted Large Resource Data Type Tag item. | |
2296 | */ | |
2297 | static inline u16 pci_vpd_lrdt_tag(const u8 *lrdt) | |
2298 | { | |
0aa0f5d1 | 2299 | return (u16)(lrdt[0] & PCI_VPD_LRDT_TIN_MASK); |
9eb45d5c HR |
2300 | } |
2301 | ||
7ad506fa MC |
2302 | /** |
2303 | * pci_vpd_srdt_size - Extracts the Small Resource Data Type length | |
0142626d | 2304 | * @srdt: Pointer to the beginning of the Small Resource Data Type tag |
7ad506fa MC |
2305 | * |
2306 | * Returns the extracted Small Resource Data Type length. | |
2307 | */ | |
2308 | static inline u8 pci_vpd_srdt_size(const u8 *srdt) | |
2309 | { | |
2310 | return (*srdt) & PCI_VPD_SRDT_LEN_MASK; | |
2311 | } | |
2312 | ||
9eb45d5c HR |
2313 | /** |
2314 | * pci_vpd_srdt_tag - Extracts the Small Resource Data Type Tag Item | |
0142626d | 2315 | * @srdt: Pointer to the beginning of the Small Resource Data Type tag |
9eb45d5c HR |
2316 | * |
2317 | * Returns the extracted Small Resource Data Type Tag Item. | |
2318 | */ | |
2319 | static inline u8 pci_vpd_srdt_tag(const u8 *srdt) | |
2320 | { | |
2321 | return ((*srdt) & PCI_VPD_SRDT_TIN_MASK) >> 3; | |
2322 | } | |
2323 | ||
e1d5bdab MC |
2324 | /** |
2325 | * pci_vpd_info_field_size - Extracts the information field length | |
229b4e07 | 2326 | * @info_field: Pointer to the beginning of an information field header |
e1d5bdab MC |
2327 | * |
2328 | * Returns the extracted information field length. | |
2329 | */ | |
2330 | static inline u8 pci_vpd_info_field_size(const u8 *info_field) | |
2331 | { | |
2332 | return info_field[2]; | |
2333 | } | |
2334 | ||
b55ac1b2 MC |
2335 | /** |
2336 | * pci_vpd_find_tag - Locates the Resource Data Type tag provided | |
2337 | * @buf: Pointer to buffered vpd data | |
b55ac1b2 MC |
2338 | * @len: The length of the vpd buffer |
2339 | * @rdt: The Resource Data Type to search for | |
2340 | * | |
2341 | * Returns the index where the Resource Data Type was found or | |
2342 | * -ENOENT otherwise. | |
2343 | */ | |
4cf0abbc | 2344 | int pci_vpd_find_tag(const u8 *buf, unsigned int len, u8 rdt); |
b55ac1b2 | 2345 | |
4067a854 MC |
2346 | /** |
2347 | * pci_vpd_find_info_keyword - Locates an information field keyword in the VPD | |
2348 | * @buf: Pointer to buffered vpd data | |
2349 | * @off: The offset into the buffer at which to begin the search | |
2350 | * @len: The length of the buffer area, relative to off, in which to search | |
2351 | * @kw: The keyword to search for | |
2352 | * | |
2353 | * Returns the index where the information field keyword was found or | |
2354 | * -ENOENT otherwise. | |
2355 | */ | |
2356 | int pci_vpd_find_info_keyword(const u8 *buf, unsigned int off, | |
2357 | unsigned int len, const char *kw); | |
2358 | ||
98d9f30c BH |
2359 | /* PCI <-> OF binding helpers */ |
2360 | #ifdef CONFIG_OF | |
2361 | struct device_node; | |
b165e2b6 | 2362 | struct irq_domain; |
b165e2b6 | 2363 | struct irq_domain *pci_host_bridge_of_msi_domain(struct pci_bus *bus); |
85aabbd7 | 2364 | bool pci_host_of_has_msi_map(struct device *dev); |
98d9f30c BH |
2365 | |
2366 | /* Arch may override this (weak) */ | |
723ec4d0 | 2367 | struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus); |
98d9f30c | 2368 | |
0aa0f5d1 | 2369 | #else /* CONFIG_OF */ |
b165e2b6 MZ |
2370 | static inline struct irq_domain * |
2371 | pci_host_bridge_of_msi_domain(struct pci_bus *bus) { return NULL; } | |
85aabbd7 | 2372 | static inline bool pci_host_of_has_msi_map(struct device *dev) { return false; } |
98d9f30c BH |
2373 | #endif /* CONFIG_OF */ |
2374 | ||
ad32eb2d BM |
2375 | static inline struct device_node * |
2376 | pci_device_to_OF_node(const struct pci_dev *pdev) | |
2377 | { | |
2378 | return pdev ? pdev->dev.of_node : NULL; | |
2379 | } | |
2380 | ||
2381 | static inline struct device_node *pci_bus_to_OF_node(struct pci_bus *bus) | |
2382 | { | |
2383 | return bus ? bus->dev.of_node : NULL; | |
2384 | } | |
2385 | ||
471036b2 SS |
2386 | #ifdef CONFIG_ACPI |
2387 | struct irq_domain *pci_host_bridge_acpi_msi_domain(struct pci_bus *bus); | |
2388 | ||
2389 | void | |
2390 | pci_msi_register_fwnode_provider(struct fwnode_handle *(*fn)(struct device *)); | |
52525b7a | 2391 | bool pci_pr3_present(struct pci_dev *pdev); |
471036b2 SS |
2392 | #else |
2393 | static inline struct irq_domain * | |
2394 | pci_host_bridge_acpi_msi_domain(struct pci_bus *bus) { return NULL; } | |
46b4bff6 | 2395 | static inline bool pci_pr3_present(struct pci_dev *pdev) { return false; } |
471036b2 SS |
2396 | #endif |
2397 | ||
eb740b5f GS |
2398 | #ifdef CONFIG_EEH |
2399 | static inline struct eeh_dev *pci_dev_to_eeh_dev(struct pci_dev *pdev) | |
2400 | { | |
2401 | return pdev->dev.archdata.edev; | |
2402 | } | |
2403 | #endif | |
2404 | ||
09298542 | 2405 | void pci_add_dma_alias(struct pci_dev *dev, u8 devfn_from, unsigned nr_devfns); |
338c3149 | 2406 | bool pci_devs_are_dma_aliases(struct pci_dev *dev1, struct pci_dev *dev2); |
c25dc828 AW |
2407 | int pci_for_each_dma_alias(struct pci_dev *pdev, |
2408 | int (*fn)(struct pci_dev *pdev, | |
2409 | u16 alias, void *data), void *data); | |
2410 | ||
0aa0f5d1 | 2411 | /* Helper functions for operation of device flag */ |
ce052984 EZ |
2412 | static inline void pci_set_dev_assigned(struct pci_dev *pdev) |
2413 | { | |
2414 | pdev->dev_flags |= PCI_DEV_FLAGS_ASSIGNED; | |
2415 | } | |
2416 | static inline void pci_clear_dev_assigned(struct pci_dev *pdev) | |
2417 | { | |
2418 | pdev->dev_flags &= ~PCI_DEV_FLAGS_ASSIGNED; | |
2419 | } | |
2420 | static inline bool pci_is_dev_assigned(struct pci_dev *pdev) | |
2421 | { | |
2422 | return (pdev->dev_flags & PCI_DEV_FLAGS_ASSIGNED) == PCI_DEV_FLAGS_ASSIGNED; | |
2423 | } | |
19bdb6e4 AW |
2424 | |
2425 | /** | |
2426 | * pci_ari_enabled - query ARI forwarding status | |
2427 | * @bus: the PCI bus | |
2428 | * | |
2429 | * Returns true if ARI forwarding is enabled. | |
2430 | */ | |
2431 | static inline bool pci_ari_enabled(struct pci_bus *bus) | |
2432 | { | |
2433 | return bus->self && bus->self->ari_enabled; | |
2434 | } | |
bc4b024a | 2435 | |
8531e283 LW |
2436 | /** |
2437 | * pci_is_thunderbolt_attached - whether device is on a Thunderbolt daisy chain | |
2438 | * @pdev: PCI device to check | |
2439 | * | |
2440 | * Walk upwards from @pdev and check for each encountered bridge if it's part | |
2441 | * of a Thunderbolt controller. Reaching the host bridge means @pdev is not | |
2442 | * Thunderbolt-attached. (But rather soldered to the mainboard usually.) | |
2443 | */ | |
2444 | static inline bool pci_is_thunderbolt_attached(struct pci_dev *pdev) | |
2445 | { | |
2446 | struct pci_dev *parent = pdev; | |
2447 | ||
2448 | if (pdev->is_thunderbolt) | |
2449 | return true; | |
2450 | ||
2451 | while ((parent = pci_upstream_bridge(parent))) | |
2452 | if (parent->is_thunderbolt) | |
2453 | return true; | |
2454 | ||
2455 | return false; | |
2456 | } | |
2457 | ||
2e28bc84 | 2458 | #if defined(CONFIG_PCIEPORTBUS) || defined(CONFIG_EEH) |
3ecac020 ME |
2459 | void pci_uevent_ers(struct pci_dev *pdev, enum pci_ers_result err_type); |
2460 | #endif | |
856e1eb9 | 2461 | |
0aa0f5d1 | 2462 | /* Provide the legacy pci_dma_* API */ |
bc4b024a CH |
2463 | #include <linux/pci-dma-compat.h> |
2464 | ||
7506dc79 FL |
2465 | #define pci_printk(level, pdev, fmt, arg...) \ |
2466 | dev_printk(level, &(pdev)->dev, fmt, ##arg) | |
2467 | ||
2468 | #define pci_emerg(pdev, fmt, arg...) dev_emerg(&(pdev)->dev, fmt, ##arg) | |
2469 | #define pci_alert(pdev, fmt, arg...) dev_alert(&(pdev)->dev, fmt, ##arg) | |
2470 | #define pci_crit(pdev, fmt, arg...) dev_crit(&(pdev)->dev, fmt, ##arg) | |
2471 | #define pci_err(pdev, fmt, arg...) dev_err(&(pdev)->dev, fmt, ##arg) | |
2472 | #define pci_warn(pdev, fmt, arg...) dev_warn(&(pdev)->dev, fmt, ##arg) | |
2473 | #define pci_notice(pdev, fmt, arg...) dev_notice(&(pdev)->dev, fmt, ##arg) | |
2474 | #define pci_info(pdev, fmt, arg...) dev_info(&(pdev)->dev, fmt, ##arg) | |
2475 | #define pci_dbg(pdev, fmt, arg...) dev_dbg(&(pdev)->dev, fmt, ##arg) | |
2476 | ||
a88a7b3e BH |
2477 | #define pci_notice_ratelimited(pdev, fmt, arg...) \ |
2478 | dev_notice_ratelimited(&(pdev)->dev, fmt, ##arg) | |
2479 | ||
7f1c62c4 KW |
2480 | #define pci_info_ratelimited(pdev, fmt, arg...) \ |
2481 | dev_info_ratelimited(&(pdev)->dev, fmt, ##arg) | |
2482 | ||
12bcae44 BH |
2483 | #define pci_WARN(pdev, condition, fmt, arg...) \ |
2484 | WARN(condition, "%s %s: " fmt, \ | |
2485 | dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg) | |
2486 | ||
2487 | #define pci_WARN_ONCE(pdev, condition, fmt, arg...) \ | |
2488 | WARN_ONCE(condition, "%s %s: " fmt, \ | |
2489 | dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg) | |
2490 | ||
1da177e4 | 2491 | #endif /* LINUX_PCI_H */ |