Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_DRIVER_H | |
34 | #define MLX5_DRIVER_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/completion.h> | |
38 | #include <linux/pci.h> | |
05e0cc84 | 39 | #include <linux/irq.h> |
e126ba97 EC |
40 | #include <linux/spinlock_types.h> |
41 | #include <linux/semaphore.h> | |
6ecde51d | 42 | #include <linux/slab.h> |
e126ba97 | 43 | #include <linux/vmalloc.h> |
792c4e9d | 44 | #include <linux/xarray.h> |
43a335e0 | 45 | #include <linux/workqueue.h> |
d9aaed83 | 46 | #include <linux/mempool.h> |
94c6825e | 47 | #include <linux/interrupt.h> |
52ec462e | 48 | #include <linux/idr.h> |
20902be4 | 49 | #include <linux/notifier.h> |
94f3e14e | 50 | #include <linux/refcount.h> |
a925b5e3 | 51 | #include <linux/auxiliary_bus.h> |
c7d4e6ab | 52 | #include <linux/mutex.h> |
6ecde51d | 53 | |
e126ba97 EC |
54 | #include <linux/mlx5/device.h> |
55 | #include <linux/mlx5/doorbell.h> | |
41069256 | 56 | #include <linux/mlx5/eq.h> |
7c39afb3 FD |
57 | #include <linux/timecounter.h> |
58 | #include <linux/ptp_clock_kernel.h> | |
1e34f3ef | 59 | #include <net/devlink.h> |
e126ba97 | 60 | |
17a7612b LR |
61 | #define MLX5_ADEV_NAME "mlx5_core" |
62 | ||
3663ad34 SD |
63 | #define MLX5_IRQ_EQ_CTRL (U8_MAX) |
64 | ||
e126ba97 EC |
65 | enum { |
66 | MLX5_BOARD_ID_LEN = 64, | |
e126ba97 EC |
67 | }; |
68 | ||
69 | enum { | |
e126ba97 EC |
70 | MLX5_CMD_WQ_MAX_NAME = 32, |
71 | }; | |
72 | ||
73 | enum { | |
74 | CMD_OWNER_SW = 0x0, | |
75 | CMD_OWNER_HW = 0x1, | |
76 | CMD_STATUS_SUCCESS = 0, | |
77 | }; | |
78 | ||
79 | enum mlx5_sqp_t { | |
80 | MLX5_SQP_SMI = 0, | |
81 | MLX5_SQP_GSI = 1, | |
82 | MLX5_SQP_IEEE_1588 = 2, | |
83 | MLX5_SQP_SNIFFER = 3, | |
84 | MLX5_SQP_SYNC_UMR = 4, | |
85 | }; | |
86 | ||
87 | enum { | |
4cd14d44 | 88 | MLX5_MAX_PORTS = 4, |
e126ba97 EC |
89 | }; |
90 | ||
e126ba97 | 91 | enum { |
a60109dc YC |
92 | MLX5_ATOMIC_MODE_OFFSET = 16, |
93 | MLX5_ATOMIC_MODE_IB_COMP = 1, | |
94 | MLX5_ATOMIC_MODE_CX = 2, | |
95 | MLX5_ATOMIC_MODE_8B = 3, | |
96 | MLX5_ATOMIC_MODE_16B = 4, | |
97 | MLX5_ATOMIC_MODE_32B = 5, | |
98 | MLX5_ATOMIC_MODE_64B = 6, | |
99 | MLX5_ATOMIC_MODE_128B = 7, | |
100 | MLX5_ATOMIC_MODE_256B = 8, | |
e126ba97 EC |
101 | }; |
102 | ||
e126ba97 | 103 | enum { |
8d231dbc MS |
104 | MLX5_REG_SBPR = 0xb001, |
105 | MLX5_REG_SBCM = 0xb002, | |
415a64aa | 106 | MLX5_REG_QPTS = 0x4002, |
4f3961ee SM |
107 | MLX5_REG_QETCR = 0x4005, |
108 | MLX5_REG_QTCT = 0x400a, | |
415a64aa | 109 | MLX5_REG_QPDPM = 0x4013, |
c02762eb | 110 | MLX5_REG_QCAM = 0x4019, |
341c5ee2 HN |
111 | MLX5_REG_DCBX_PARAM = 0x4020, |
112 | MLX5_REG_DCBX_APP = 0x4021, | |
e29341fb IT |
113 | MLX5_REG_FPGA_CAP = 0x4022, |
114 | MLX5_REG_FPGA_CTRL = 0x4023, | |
a9956d35 | 115 | MLX5_REG_FPGA_ACCESS_REG = 0x4024, |
0b9055a1 | 116 | MLX5_REG_CORE_DUMP = 0x402e, |
e126ba97 EC |
117 | MLX5_REG_PCAP = 0x5001, |
118 | MLX5_REG_PMTU = 0x5003, | |
119 | MLX5_REG_PTYS = 0x5004, | |
120 | MLX5_REG_PAOS = 0x5006, | |
3c2d18ef | 121 | MLX5_REG_PFCC = 0x5007, |
efea389d | 122 | MLX5_REG_PPCNT = 0x5008, |
50b4a3c2 HN |
123 | MLX5_REG_PPTB = 0x500b, |
124 | MLX5_REG_PBMC = 0x500c, | |
e126ba97 EC |
125 | MLX5_REG_PMAOS = 0x5012, |
126 | MLX5_REG_PUDE = 0x5009, | |
127 | MLX5_REG_PMPE = 0x5010, | |
128 | MLX5_REG_PELC = 0x500e, | |
a124d13e | 129 | MLX5_REG_PVLC = 0x500f, |
94cb1ebb | 130 | MLX5_REG_PCMR = 0x5041, |
36830159 | 131 | MLX5_REG_PDDR = 0x5031, |
bb64143e | 132 | MLX5_REG_PMLP = 0x5002, |
4b5b9c7d | 133 | MLX5_REG_PPLM = 0x5023, |
cfdcbcea | 134 | MLX5_REG_PCAM = 0x507f, |
e126ba97 EC |
135 | MLX5_REG_NODE_DESC = 0x6001, |
136 | MLX5_REG_HOST_ENDIANNESS = 0x7004, | |
1f507e80 | 137 | MLX5_REG_MTCAP = 0x9009, |
c1fef618 | 138 | MLX5_REG_MTMP = 0x900A, |
bb64143e | 139 | MLX5_REG_MCIA = 0x9014, |
06939536 | 140 | MLX5_REG_MFRL = 0x9028, |
da54d24e | 141 | MLX5_REG_MLCR = 0x902b, |
5a1023de | 142 | MLX5_REG_MRTC = 0x902d, |
eff8ea8f FD |
143 | MLX5_REG_MTRC_CAP = 0x9040, |
144 | MLX5_REG_MTRC_CONF = 0x9041, | |
145 | MLX5_REG_MTRC_STDB = 0x9042, | |
146 | MLX5_REG_MTRC_CTRL = 0x9043, | |
4039049b | 147 | MLX5_REG_MPEIN = 0x9050, |
8ed1a630 | 148 | MLX5_REG_MPCNT = 0x9051, |
f9a1ef72 EE |
149 | MLX5_REG_MTPPS = 0x9053, |
150 | MLX5_REG_MTPPSE = 0x9054, | |
ae02d415 | 151 | MLX5_REG_MTUTC = 0x9055, |
5e022dd3 | 152 | MLX5_REG_MPEGC = 0x9056, |
f5e95632 | 153 | MLX5_REG_MPIR = 0x9059, |
a82e0b5b | 154 | MLX5_REG_MCQS = 0x9060, |
47176289 OG |
155 | MLX5_REG_MCQI = 0x9061, |
156 | MLX5_REG_MCC = 0x9062, | |
157 | MLX5_REG_MCDA = 0x9063, | |
cfdcbcea | 158 | MLX5_REG_MCAM = 0x907f, |
496fd0a2 JP |
159 | MLX5_REG_MSECQ = 0x9155, |
160 | MLX5_REG_MSEES = 0x9156, | |
bab58ba1 | 161 | MLX5_REG_MIRC = 0x9162, |
88b3d5c9 | 162 | MLX5_REG_SBCAM = 0xB01F, |
609b8272 | 163 | MLX5_REG_RESOURCE_DUMP = 0xC000, |
4b2c5fa9 | 164 | MLX5_REG_DTOR = 0xC00E, |
e126ba97 EC |
165 | }; |
166 | ||
415a64aa HN |
167 | enum mlx5_qpts_trust_state { |
168 | MLX5_QPTS_TRUST_PCP = 1, | |
169 | MLX5_QPTS_TRUST_DSCP = 2, | |
170 | }; | |
171 | ||
341c5ee2 HN |
172 | enum mlx5_dcbx_oper_mode { |
173 | MLX5E_DCBX_PARAM_VER_OPER_HOST = 0x0, | |
174 | MLX5E_DCBX_PARAM_VER_OPER_AUTO = 0x3, | |
175 | }; | |
176 | ||
da7525d2 EBE |
177 | enum { |
178 | MLX5_ATOMIC_OPS_CMP_SWAP = 1 << 0, | |
179 | MLX5_ATOMIC_OPS_FETCH_ADD = 1 << 1, | |
a60109dc YC |
180 | MLX5_ATOMIC_OPS_EXTENDED_CMP_SWAP = 1 << 2, |
181 | MLX5_ATOMIC_OPS_EXTENDED_FETCH_ADD = 1 << 3, | |
da7525d2 EBE |
182 | }; |
183 | ||
e420f0c0 HE |
184 | enum mlx5_page_fault_resume_flags { |
185 | MLX5_PAGE_FAULT_RESUME_REQUESTOR = 1 << 0, | |
186 | MLX5_PAGE_FAULT_RESUME_WRITE = 1 << 1, | |
187 | MLX5_PAGE_FAULT_RESUME_RDMA = 1 << 2, | |
188 | MLX5_PAGE_FAULT_RESUME_ERROR = 1 << 7, | |
189 | }; | |
190 | ||
e126ba97 EC |
191 | enum dbg_rsc_type { |
192 | MLX5_DBG_RSC_QP, | |
193 | MLX5_DBG_RSC_EQ, | |
194 | MLX5_DBG_RSC_CQ, | |
195 | }; | |
196 | ||
7ecf6d8f BW |
197 | enum port_state_policy { |
198 | MLX5_POLICY_DOWN = 0, | |
199 | MLX5_POLICY_UP = 1, | |
200 | MLX5_POLICY_FOLLOW = 2, | |
201 | MLX5_POLICY_INVALID = 0xffffffff | |
202 | }; | |
203 | ||
386e75af HN |
204 | enum mlx5_coredev_type { |
205 | MLX5_COREDEV_PF, | |
1958fc2f PP |
206 | MLX5_COREDEV_VF, |
207 | MLX5_COREDEV_SF, | |
386e75af HN |
208 | }; |
209 | ||
e126ba97 | 210 | struct mlx5_field_desc { |
e126ba97 EC |
211 | int i; |
212 | }; | |
213 | ||
214 | struct mlx5_rsc_debug { | |
215 | struct mlx5_core_dev *dev; | |
216 | void *object; | |
217 | enum dbg_rsc_type type; | |
218 | struct dentry *root; | |
b6ca09cb | 219 | struct mlx5_field_desc fields[]; |
e126ba97 EC |
220 | }; |
221 | ||
222 | enum mlx5_dev_event { | |
58d180b3 | 223 | MLX5_DEV_EVENT_SYS_ERROR = 128, /* 0 - 127 are FW events */ |
6997b1c9 | 224 | MLX5_DEV_EVENT_PORT_AFFINITY = 129, |
73af3711 | 225 | MLX5_DEV_EVENT_MULTIPORT_ESW = 130, |
e126ba97 EC |
226 | }; |
227 | ||
4c916a79 | 228 | enum mlx5_port_status { |
6fa1bcab AS |
229 | MLX5_PORT_UP = 1, |
230 | MLX5_PORT_DOWN = 2, | |
4c916a79 RS |
231 | }; |
232 | ||
f7936ddd EBE |
233 | enum mlx5_cmdif_state { |
234 | MLX5_CMDIF_STATE_UNINITIALIZED, | |
235 | MLX5_CMDIF_STATE_UP, | |
236 | MLX5_CMDIF_STATE_DOWN, | |
237 | }; | |
238 | ||
e126ba97 EC |
239 | struct mlx5_cmd_first { |
240 | __be32 data[4]; | |
241 | }; | |
242 | ||
243 | struct mlx5_cmd_msg { | |
244 | struct list_head list; | |
0ac3ea70 | 245 | struct cmd_msg_cache *parent; |
e126ba97 EC |
246 | u32 len; |
247 | struct mlx5_cmd_first first; | |
248 | struct mlx5_cmd_mailbox *next; | |
249 | }; | |
250 | ||
251 | struct mlx5_cmd_debug { | |
252 | struct dentry *dbg_root; | |
e126ba97 EC |
253 | void *in_msg; |
254 | void *out_msg; | |
255 | u8 status; | |
256 | u16 inlen; | |
257 | u16 outlen; | |
258 | }; | |
259 | ||
0ac3ea70 | 260 | struct cmd_msg_cache { |
e126ba97 EC |
261 | /* protect block chain allocations |
262 | */ | |
263 | spinlock_t lock; | |
264 | struct list_head head; | |
0ac3ea70 MHY |
265 | unsigned int max_inbox_size; |
266 | unsigned int num_ent; | |
e126ba97 EC |
267 | }; |
268 | ||
0ac3ea70 MHY |
269 | enum { |
270 | MLX5_NUM_COMMAND_CACHES = 5, | |
e126ba97 EC |
271 | }; |
272 | ||
273 | struct mlx5_cmd_stats { | |
274 | u64 sum; | |
275 | u64 n; | |
34f46ae0 MS |
276 | /* number of times command failed */ |
277 | u64 failed; | |
278 | /* number of times command failed on bad status returned by FW */ | |
279 | u64 failed_mbox_status; | |
280 | /* last command failed returned errno */ | |
281 | u32 last_failed_errno; | |
282 | /* last bad status returned by FW */ | |
283 | u8 last_failed_mbox_status; | |
1d2c717b MS |
284 | /* last command failed syndrome returned by FW */ |
285 | u32 last_failed_syndrome; | |
e126ba97 | 286 | struct dentry *root; |
e126ba97 EC |
287 | /* protect command average calculations */ |
288 | spinlock_t lock; | |
289 | }; | |
290 | ||
291 | struct mlx5_cmd { | |
71edc69c SM |
292 | struct mlx5_nb nb; |
293 | ||
58db7286 SD |
294 | /* members which needs to be queried or reinitialized each reload */ |
295 | struct { | |
296 | u16 cmdif_rev; | |
297 | u8 log_sz; | |
298 | u8 log_stride; | |
299 | int max_reg_cmds; | |
300 | unsigned long bitmask; | |
301 | struct semaphore sem; | |
302 | struct semaphore pages_sem; | |
303 | struct semaphore throttle_sem; | |
304 | } vars; | |
f7936ddd | 305 | enum mlx5_cmdif_state state; |
64599cca EC |
306 | void *cmd_alloc_buf; |
307 | dma_addr_t alloc_dma; | |
308 | int alloc_size; | |
e126ba97 EC |
309 | void *cmd_buf; |
310 | dma_addr_t dma; | |
e126ba97 EC |
311 | |
312 | /* protect command queue allocations | |
313 | */ | |
314 | spinlock_t alloc_lock; | |
315 | ||
316 | /* protect token allocations | |
317 | */ | |
318 | spinlock_t token_lock; | |
319 | u8 token; | |
e126ba97 EC |
320 | char wq_name[MLX5_CMD_WQ_MAX_NAME]; |
321 | struct workqueue_struct *wq; | |
e126ba97 | 322 | int mode; |
d43b7007 | 323 | u16 allowed_opcode; |
e126ba97 | 324 | struct mlx5_cmd_work_ent *ent_arr[MLX5_MAX_COMMANDS]; |
18c90df9 | 325 | struct dma_pool *pool; |
e126ba97 | 326 | struct mlx5_cmd_debug dbg; |
0ac3ea70 | 327 | struct cmd_msg_cache cache[MLX5_NUM_COMMAND_CACHES]; |
e126ba97 | 328 | int checksum_disabled; |
b90ebfc0 | 329 | struct xarray stats; |
e126ba97 EC |
330 | }; |
331 | ||
e126ba97 EC |
332 | struct mlx5_cmd_mailbox { |
333 | void *buf; | |
334 | dma_addr_t dma; | |
335 | struct mlx5_cmd_mailbox *next; | |
336 | }; | |
337 | ||
338 | struct mlx5_buf_list { | |
339 | void *buf; | |
340 | dma_addr_t map; | |
341 | }; | |
342 | ||
1c1b5228 TT |
343 | struct mlx5_frag_buf { |
344 | struct mlx5_buf_list *frags; | |
345 | int npages; | |
346 | int size; | |
347 | u8 page_shift; | |
348 | }; | |
349 | ||
388ca8be | 350 | struct mlx5_frag_buf_ctrl { |
4972e6fa | 351 | struct mlx5_buf_list *frags; |
388ca8be | 352 | u32 sz_m1; |
8d71e818 | 353 | u16 frag_sz_m1; |
a0903622 | 354 | u16 strides_offset; |
388ca8be YC |
355 | u8 log_sz; |
356 | u8 log_stride; | |
357 | u8 log_frag_strides; | |
358 | }; | |
359 | ||
3121e3c4 SG |
360 | struct mlx5_core_psv { |
361 | u32 psv_idx; | |
362 | struct psv_layout { | |
363 | u32 pd; | |
364 | u16 syndrome; | |
365 | u16 reserved; | |
366 | u16 bg; | |
367 | u16 app_tag; | |
368 | u32 ref_tag; | |
369 | } psv; | |
370 | }; | |
371 | ||
372 | struct mlx5_core_sig_ctx { | |
373 | struct mlx5_core_psv psv_memory; | |
374 | struct mlx5_core_psv psv_wire; | |
d5436ba0 SG |
375 | struct ib_sig_err err_item; |
376 | bool sig_status_checked; | |
377 | bool sig_err_exists; | |
378 | u32 sigerr_count; | |
3121e3c4 | 379 | }; |
e126ba97 | 380 | |
d9aaed83 AK |
381 | #define MLX5_24BIT_MASK ((1 << 24) - 1) |
382 | ||
5903325a | 383 | enum mlx5_res_type { |
e2013b21 | 384 | MLX5_RES_QP = MLX5_EVENT_QUEUE_TYPE_QP, |
385 | MLX5_RES_RQ = MLX5_EVENT_QUEUE_TYPE_RQ, | |
386 | MLX5_RES_SQ = MLX5_EVENT_QUEUE_TYPE_SQ, | |
387 | MLX5_RES_SRQ = 3, | |
388 | MLX5_RES_XSRQ = 4, | |
5b3ec3fc | 389 | MLX5_RES_XRQ = 5, |
5903325a EC |
390 | }; |
391 | ||
392 | struct mlx5_core_rsc_common { | |
393 | enum mlx5_res_type res; | |
94f3e14e | 394 | refcount_t refcount; |
5903325a EC |
395 | struct completion free; |
396 | }; | |
397 | ||
a6d51b68 | 398 | struct mlx5_uars_page { |
e126ba97 | 399 | void __iomem *map; |
a6d51b68 EC |
400 | bool wc; |
401 | u32 index; | |
402 | struct list_head list; | |
403 | unsigned int bfregs; | |
404 | unsigned long *reg_bitmap; /* for non fast path bf regs */ | |
405 | unsigned long *fp_bitmap; | |
406 | unsigned int reg_avail; | |
407 | unsigned int fp_avail; | |
408 | struct kref ref_count; | |
409 | struct mlx5_core_dev *mdev; | |
e126ba97 EC |
410 | }; |
411 | ||
a6d51b68 EC |
412 | struct mlx5_bfreg_head { |
413 | /* protect blue flame registers allocations */ | |
414 | struct mutex lock; | |
415 | struct list_head list; | |
416 | }; | |
417 | ||
418 | struct mlx5_bfreg_data { | |
419 | struct mlx5_bfreg_head reg_head; | |
420 | struct mlx5_bfreg_head wc_head; | |
421 | }; | |
422 | ||
423 | struct mlx5_sq_bfreg { | |
424 | void __iomem *map; | |
425 | struct mlx5_uars_page *up; | |
426 | bool wc; | |
427 | u32 index; | |
428 | unsigned int offset; | |
429 | }; | |
e126ba97 EC |
430 | |
431 | struct mlx5_core_health { | |
432 | struct health_buffer __iomem *health; | |
433 | __be32 __iomem *health_counter; | |
434 | struct timer_list timer; | |
e126ba97 EC |
435 | u32 prev; |
436 | int miss_counter; | |
d1bf0e2c | 437 | u8 synd; |
63cbc552 | 438 | u32 fatal_error; |
8b9d8baa | 439 | u32 crdump_size; |
ac6ea6e8 | 440 | struct workqueue_struct *wq; |
05ac2c0b | 441 | unsigned long flags; |
b3bd076f | 442 | struct work_struct fatal_report_work; |
d1bf0e2c | 443 | struct work_struct report_work; |
1e34f3ef | 444 | struct devlink_health_reporter *fw_reporter; |
96c82cdf | 445 | struct devlink_health_reporter *fw_fatal_reporter; |
b0bc615d | 446 | struct devlink_health_reporter *vnic_reporter; |
5a1023de | 447 | struct delayed_work update_fw_log_ts_work; |
e126ba97 EC |
448 | }; |
449 | ||
846e4373 YH |
450 | enum { |
451 | MLX5_PF_NOTIFY_DISABLE_VF, | |
452 | MLX5_PF_NOTIFY_ENABLE_VF, | |
453 | }; | |
454 | ||
fc50db98 EC |
455 | struct mlx5_vf_context { |
456 | int enabled; | |
7ecf6d8f BW |
457 | u64 port_guid; |
458 | u64 node_guid; | |
4bbd4923 DG |
459 | /* Valid bits are used to validate administrative guid only. |
460 | * Enabled after ndo_set_vf_guid | |
461 | */ | |
462 | u8 port_guid_valid:1; | |
463 | u8 node_guid_valid:1; | |
7ecf6d8f | 464 | enum port_state_policy policy; |
846e4373 | 465 | struct blocking_notifier_head notifier; |
fc50db98 EC |
466 | }; |
467 | ||
468 | struct mlx5_core_sriov { | |
469 | struct mlx5_vf_context *vfs_ctx; | |
470 | int num_vfs; | |
86eec50b | 471 | u16 max_vfs; |
dc131808 | 472 | u16 max_ec_vfs; |
fc50db98 EC |
473 | }; |
474 | ||
558101f1 GT |
475 | struct mlx5_fc_pool { |
476 | struct mlx5_core_dev *dev; | |
477 | struct mutex pool_lock; /* protects pool lists */ | |
478 | struct list_head fully_used; | |
479 | struct list_head partially_used; | |
480 | struct list_head unused; | |
481 | int available_fcs; | |
482 | int used_fcs; | |
483 | int threshold; | |
484 | }; | |
485 | ||
43a335e0 | 486 | struct mlx5_fc_stats { |
12d6066c VB |
487 | spinlock_t counters_idr_lock; /* protects counters_idr */ |
488 | struct idr counters_idr; | |
9aff93d7 | 489 | struct list_head counters; |
83033688 | 490 | struct llist_head addlist; |
6e5e2283 | 491 | struct llist_head dellist; |
43a335e0 AV |
492 | |
493 | struct workqueue_struct *wq; | |
494 | struct delayed_work work; | |
495 | unsigned long next_query; | |
f6dfb4c3 | 496 | unsigned long sampling_interval; /* jiffies */ |
6f06e04b | 497 | u32 *bulk_query_out; |
b247f32a AH |
498 | int bulk_query_len; |
499 | size_t num_counters; | |
500 | bool bulk_query_alloc_failed; | |
501 | unsigned long next_bulk_query_alloc; | |
558101f1 | 502 | struct mlx5_fc_pool fc_pool; |
43a335e0 AV |
503 | }; |
504 | ||
69c1280b | 505 | struct mlx5_events; |
eeb66cdb | 506 | struct mlx5_mpfs; |
073bb189 | 507 | struct mlx5_eswitch; |
7907f23a | 508 | struct mlx5_lag; |
88d162b4 | 509 | struct mlx5_devcom_dev; |
38b9f903 | 510 | struct mlx5_fw_reset; |
f2f3df55 | 511 | struct mlx5_eq_table; |
561aa15a | 512 | struct mlx5_irq_table; |
f3196bb0 | 513 | struct mlx5_vhca_state_notifier; |
90d010b8 | 514 | struct mlx5_sf_dev_table; |
8f010541 PP |
515 | struct mlx5_sf_hw_table; |
516 | struct mlx5_sf_table; | |
fe298bdf | 517 | struct mlx5_crypto_dek_priv; |
073bb189 | 518 | |
05d3ac97 BW |
519 | struct mlx5_rate_limit { |
520 | u32 rate; | |
521 | u32 max_burst_sz; | |
522 | u16 typical_pkt_sz; | |
523 | }; | |
524 | ||
1466cc5b | 525 | struct mlx5_rl_entry { |
1326034b | 526 | u8 rl_raw[MLX5_ST_SZ_BYTES(set_pp_rate_limit_context)]; |
1326034b | 527 | u64 refcount; |
4c4c0a89 | 528 | u16 index; |
1326034b YH |
529 | u16 uid; |
530 | u8 dedicated : 1; | |
1466cc5b YP |
531 | }; |
532 | ||
533 | struct mlx5_rl_table { | |
534 | /* protect rate limit table */ | |
535 | struct mutex rl_lock; | |
536 | u16 max_size; | |
537 | u32 max_rate; | |
538 | u32 min_rate; | |
539 | struct mlx5_rl_entry *rl_entry; | |
6b30b6d4 | 540 | u64 refcount; |
1466cc5b YP |
541 | }; |
542 | ||
80f09dfc MG |
543 | struct mlx5_core_roce { |
544 | struct mlx5_flow_table *ft; | |
545 | struct mlx5_flow_group *fg; | |
546 | struct mlx5_flow_handle *allow_rule; | |
547 | }; | |
548 | ||
a925b5e3 LR |
549 | enum { |
550 | MLX5_PRIV_FLAGS_DISABLE_IB_ADEV = 1 << 0, | |
551 | MLX5_PRIV_FLAGS_DISABLE_ALL_ADEV = 1 << 1, | |
a5ae8fc9 DL |
552 | /* Set during device detach to block any further devices |
553 | * creation/deletion on drivers rescan. Unset during device attach. | |
554 | */ | |
555 | MLX5_PRIV_FLAGS_DETACH = 1 << 2, | |
a925b5e3 LR |
556 | }; |
557 | ||
558 | struct mlx5_adev { | |
559 | struct auxiliary_device adev; | |
560 | struct mlx5_core_dev *mdev; | |
561 | int idx; | |
562 | }; | |
563 | ||
66771a1c MS |
564 | struct mlx5_debugfs_entries { |
565 | struct dentry *dbg_root; | |
566 | struct dentry *qp_debugfs; | |
567 | struct dentry *eq_debugfs; | |
568 | struct dentry *cq_debugfs; | |
569 | struct dentry *cmdif_debugfs; | |
4e05cbf0 | 570 | struct dentry *pages_debugfs; |
7f46a0b7 | 571 | struct dentry *lag_debugfs; |
66771a1c MS |
572 | }; |
573 | ||
c3bdbaea MS |
574 | enum mlx5_func_type { |
575 | MLX5_PF, | |
576 | MLX5_VF, | |
9965bbeb | 577 | MLX5_SF, |
c3bdbaea | 578 | MLX5_HOST_PF, |
395ccd6e | 579 | MLX5_EC_VF, |
c3bdbaea MS |
580 | MLX5_FUNC_TYPE_NUM, |
581 | }; | |
582 | ||
4a98544d | 583 | struct mlx5_ft_pool; |
e126ba97 | 584 | struct mlx5_priv { |
561aa15a YA |
585 | /* IRQ table valid only for real pci devices PF or VF */ |
586 | struct mlx5_irq_table *irq_table; | |
f2f3df55 | 587 | struct mlx5_eq_table *eq_table; |
e126ba97 EC |
588 | |
589 | /* pages stuff */ | |
0cf53c12 | 590 | struct mlx5_nb pg_nb; |
e126ba97 | 591 | struct workqueue_struct *pg_wq; |
d6945242 | 592 | struct xarray page_root_xa; |
6aec21f6 | 593 | atomic_t reg_pages; |
bf0bf77f | 594 | struct list_head free_list; |
c3bdbaea MS |
595 | u32 fw_pages; |
596 | u32 page_counters[MLX5_FUNC_TYPE_NUM]; | |
32071187 MS |
597 | u32 fw_pages_alloc_failed; |
598 | u32 give_pages_dropped; | |
599 | u32 reclaim_pages_discard; | |
e126ba97 EC |
600 | |
601 | struct mlx5_core_health health; | |
3d347b1b | 602 | struct list_head traps; |
e126ba97 | 603 | |
66771a1c | 604 | struct mlx5_debugfs_entries dbg; |
e126ba97 | 605 | |
e126ba97 | 606 | /* start: alloc staff */ |
39c538d6 | 607 | /* protect buffer allocation according to numa node */ |
311c7c71 SM |
608 | struct mutex alloc_mutex; |
609 | int numa_node; | |
610 | ||
e126ba97 EC |
611 | struct mutex pgdir_mutex; |
612 | struct list_head pgdir_list; | |
613 | /* end: alloc staff */ | |
e126ba97 | 614 | |
a925b5e3 LR |
615 | struct mlx5_adev **adev; |
616 | int adev_idx; | |
dc402ccc | 617 | int sw_vhca_id; |
02039fb6 | 618 | struct mlx5_events *events; |
3f7f31ff | 619 | struct mlx5_vhca_events *vhca_events; |
97834eba | 620 | |
fba53f7b | 621 | struct mlx5_flow_steering *steering; |
eeb66cdb | 622 | struct mlx5_mpfs *mpfs; |
073bb189 | 623 | struct mlx5_eswitch *eswitch; |
fc50db98 | 624 | struct mlx5_core_sriov sriov; |
7907f23a | 625 | struct mlx5_lag *lag; |
a925b5e3 | 626 | u32 flags; |
88d162b4 | 627 | struct mlx5_devcom_dev *devc; |
e534552c | 628 | struct mlx5_devcom_comp_dev *hca_devcom_comp; |
38b9f903 | 629 | struct mlx5_fw_reset *fw_reset; |
80f09dfc | 630 | struct mlx5_core_roce roce; |
43a335e0 | 631 | struct mlx5_fc_stats fc_stats; |
1466cc5b | 632 | struct mlx5_rl_table rl_table; |
4a98544d | 633 | struct mlx5_ft_pool *ft_pool; |
d4eb4cd7 | 634 | |
a6d51b68 | 635 | struct mlx5_bfreg_data bfregs; |
01187175 | 636 | struct mlx5_uars_page *uar; |
f3196bb0 PP |
637 | #ifdef CONFIG_MLX5_SF |
638 | struct mlx5_vhca_state_notifier *vhca_state_notifier; | |
90d010b8 | 639 | struct mlx5_sf_dev_table *sf_dev_table; |
1958fc2f | 640 | struct mlx5_core_dev *parent_mdev; |
f3196bb0 | 641 | #endif |
8f010541 PP |
642 | #ifdef CONFIG_MLX5_SF_MANAGER |
643 | struct mlx5_sf_hw_table *sf_hw_table; | |
644 | struct mlx5_sf_table *sf_table; | |
645 | #endif | |
e126ba97 EC |
646 | }; |
647 | ||
89d44f0a | 648 | enum mlx5_device_state { |
8e792700 | 649 | MLX5_DEVICE_STATE_UP = 1, |
89d44f0a MD |
650 | MLX5_DEVICE_STATE_INTERNAL_ERROR, |
651 | }; | |
652 | ||
653 | enum mlx5_interface_state { | |
b3cb5388 | 654 | MLX5_INTERFACE_STATE_UP = BIT(0), |
8324a02c | 655 | MLX5_BREAK_FW_WAIT = BIT(1), |
89d44f0a MD |
656 | }; |
657 | ||
658 | enum mlx5_pci_status { | |
659 | MLX5_PCI_STATUS_DISABLED, | |
660 | MLX5_PCI_STATUS_ENABLED, | |
661 | }; | |
662 | ||
d9aaed83 AK |
663 | enum mlx5_pagefault_type_flags { |
664 | MLX5_PFAULT_REQUESTOR = 1 << 0, | |
665 | MLX5_PFAULT_WRITE = 1 << 1, | |
666 | MLX5_PFAULT_RDMA = 1 << 2, | |
667 | }; | |
668 | ||
b50d292b | 669 | struct mlx5_td { |
80a2a902 YA |
670 | /* protects tirs list changes while tirs refresh */ |
671 | struct mutex list_lock; | |
b50d292b HHZ |
672 | struct list_head tirs_list; |
673 | u32 tdn; | |
674 | }; | |
675 | ||
676 | struct mlx5e_resources { | |
c276aae8 RD |
677 | struct mlx5e_hw_objs { |
678 | u32 pdn; | |
679 | struct mlx5_td td; | |
83fec3f1 | 680 | u32 mkey; |
c276aae8 RD |
681 | struct mlx5_sq_bfreg bfreg; |
682 | } hw_objs; | |
7a9fb35e | 683 | struct net_device *uplink_netdev; |
c7d4e6ab | 684 | struct mutex uplink_netdev_lock; |
fe298bdf | 685 | struct mlx5_crypto_dek_priv *dek_priv; |
b50d292b HHZ |
686 | }; |
687 | ||
c9b9dcb4 AL |
688 | enum mlx5_sw_icm_type { |
689 | MLX5_SW_ICM_TYPE_STEERING, | |
690 | MLX5_SW_ICM_TYPE_HEADER_MODIFY, | |
66765836 | 691 | MLX5_SW_ICM_TYPE_HEADER_MODIFY_PATTERN, |
c9b9dcb4 AL |
692 | }; |
693 | ||
52ec462e IT |
694 | #define MLX5_MAX_RESERVED_GIDS 8 |
695 | ||
696 | struct mlx5_rsvd_gids { | |
697 | unsigned int start; | |
698 | unsigned int count; | |
699 | struct ida ida; | |
700 | }; | |
701 | ||
7c39afb3 FD |
702 | #define MAX_PIN_NUM 8 |
703 | struct mlx5_pps { | |
704 | u8 pin_caps[MAX_PIN_NUM]; | |
705 | struct work_struct out_work; | |
706 | u64 start[MAX_PIN_NUM]; | |
707 | u8 enabled; | |
f0462bc3 AL |
708 | u64 min_npps_period; |
709 | u64 min_out_pulse_duration_ns; | |
7c39afb3 FD |
710 | }; |
711 | ||
d6f3dc8f | 712 | struct mlx5_timer { |
7c39afb3 FD |
713 | struct cyclecounter cycles; |
714 | struct timecounter tc; | |
7c39afb3 FD |
715 | u32 nominal_c_mult; |
716 | unsigned long overflow_period; | |
717 | struct delayed_work overflow_work; | |
d6f3dc8f EBE |
718 | }; |
719 | ||
720 | struct mlx5_clock { | |
721 | struct mlx5_nb pps_nb; | |
722 | seqlock_t lock; | |
723 | struct hwtstamp_config hwtstamp_config; | |
7c39afb3 FD |
724 | struct ptp_clock *ptp; |
725 | struct ptp_clock_info ptp_info; | |
726 | struct mlx5_pps pps_info; | |
d6f3dc8f | 727 | struct mlx5_timer timer; |
7c39afb3 FD |
728 | }; |
729 | ||
c9b9dcb4 | 730 | struct mlx5_dm; |
f53aaa31 | 731 | struct mlx5_fw_tracer; |
358aa5ce | 732 | struct mlx5_vxlan; |
0ccc171e | 733 | struct mlx5_geneve; |
87175120 | 734 | struct mlx5_hv_vhca; |
f53aaa31 | 735 | |
c9b9dcb4 AL |
736 | #define MLX5_LOG_SW_ICM_BLOCK_SIZE(dev) (MLX5_CAP_DEV_MEM(dev, log_sw_icm_alloc_granularity)) |
737 | #define MLX5_SW_ICM_BLOCK_SIZE(dev) (1 << MLX5_LOG_SW_ICM_BLOCK_SIZE(dev)) | |
738 | ||
3410fbcd MG |
739 | enum { |
740 | MLX5_PROF_MASK_QP_SIZE = (u64)1 << 0, | |
741 | MLX5_PROF_MASK_MR_CACHE = (u64)1 << 1, | |
742 | }; | |
743 | ||
744 | enum { | |
01137808 | 745 | MKEY_CACHE_LAST_STD_ENTRY = 20, |
3410fbcd | 746 | MLX5_IMR_KSM_CACHE_ENTRY, |
01137808 | 747 | MAX_MKEY_CACHE_ENTRIES |
3410fbcd MG |
748 | }; |
749 | ||
750 | struct mlx5_profile { | |
751 | u64 mask; | |
752 | u8 log_max_qp; | |
9df839a7 | 753 | u8 num_cmd_caches; |
3410fbcd MG |
754 | struct { |
755 | int size; | |
756 | int limit; | |
01137808 | 757 | } mr_cache[MAX_MKEY_CACHE_ENTRIES]; |
3410fbcd MG |
758 | }; |
759 | ||
5958a6fa PP |
760 | struct mlx5_hca_cap { |
761 | u32 cur[MLX5_UN_SZ_DW(hca_cap_union)]; | |
762 | u32 max[MLX5_UN_SZ_DW(hca_cap_union)]; | |
763 | }; | |
764 | ||
e126ba97 | 765 | struct mlx5_core_dev { |
27b942fb | 766 | struct device *device; |
386e75af | 767 | enum mlx5_coredev_type coredev_type; |
e126ba97 | 768 | struct pci_dev *pdev; |
89d44f0a MD |
769 | /* sync pci state */ |
770 | struct mutex pci_status_mutex; | |
771 | enum mlx5_pci_status pci_status; | |
e126ba97 EC |
772 | u8 rev_id; |
773 | char board_id[MLX5_BOARD_ID_LEN]; | |
774 | struct mlx5_cmd cmd; | |
71862561 | 775 | struct { |
48f02eef | 776 | struct mlx5_hca_cap *hca[MLX5_CAP_NUM]; |
71862561 | 777 | u32 pcam[MLX5_ST_SZ_DW(pcam_reg)]; |
932ef155 | 778 | u32 mcam[MLX5_MCAM_REGS_NUM][MLX5_ST_SZ_DW(mcam_reg)]; |
99d3cd27 | 779 | u32 fpga[MLX5_ST_SZ_DW(fpga_cap)]; |
c02762eb | 780 | u32 qcam[MLX5_ST_SZ_DW(qcam_reg)]; |
591905ba | 781 | u8 embedded_cpu; |
71862561 | 782 | } caps; |
5945e1ad | 783 | struct mlx5_timeouts *timeouts; |
59c9d35e | 784 | u64 sys_image_guid; |
e126ba97 EC |
785 | phys_addr_t iseg_base; |
786 | struct mlx5_init_seg __iomem *iseg; | |
aa8106f1 | 787 | phys_addr_t bar_addr; |
89d44f0a MD |
788 | enum mlx5_device_state state; |
789 | /* sync interface state */ | |
790 | struct mutex intf_state_mutex; | |
d59b73a6 | 791 | struct lock_class_key lock_key; |
5fc7197d | 792 | unsigned long intf_state; |
e126ba97 | 793 | struct mlx5_priv priv; |
3410fbcd | 794 | struct mlx5_profile profile; |
f62b8bb8 | 795 | u32 issi; |
b50d292b | 796 | struct mlx5e_resources mlx5e_res; |
c9b9dcb4 | 797 | struct mlx5_dm *dm; |
358aa5ce | 798 | struct mlx5_vxlan *vxlan; |
0ccc171e | 799 | struct mlx5_geneve *geneve; |
52ec462e IT |
800 | struct { |
801 | struct mlx5_rsvd_gids reserved_gids; | |
734dc065 | 802 | u32 roce_en; |
52ec462e | 803 | } roce; |
e29341fb IT |
804 | #ifdef CONFIG_MLX5_FPGA |
805 | struct mlx5_fpga_device *fpga; | |
5a7b27eb | 806 | #endif |
7c39afb3 | 807 | struct mlx5_clock clock; |
24d33d2c | 808 | struct mlx5_ib_clock_info *clock_info; |
f53aaa31 | 809 | struct mlx5_fw_tracer *tracer; |
12206b17 | 810 | struct mlx5_rsc_dump *rsc_dump; |
b25bbc2f | 811 | u32 vsc_addr; |
87175120 | 812 | struct mlx5_hv_vhca *hv_vhca; |
1f507e80 | 813 | struct mlx5_hwmon *hwmon; |
c8e350e6 JL |
814 | u64 num_block_tc; |
815 | u64 num_block_ipsec; | |
2e92f669 PH |
816 | #ifdef CONFIG_MLX5_MACSEC |
817 | struct mlx5_macsec_fs *macsec_fs; | |
ac7ea1c7 PH |
818 | /* MACsec notifier chain to sync MACsec core and IB database */ |
819 | struct blocking_notifier_head macsec_nh; | |
2e92f669 | 820 | #endif |
8efd7b17 | 821 | u64 num_ipsec_offloads; |
e126ba97 EC |
822 | }; |
823 | ||
824 | struct mlx5_db { | |
825 | __be32 *db; | |
826 | union { | |
827 | struct mlx5_db_pgdir *pgdir; | |
828 | struct mlx5_ib_user_db_page *user_page; | |
829 | } u; | |
830 | dma_addr_t dma; | |
831 | int index; | |
832 | }; | |
833 | ||
6b367174 JK |
834 | enum { |
835 | MLX5_COMP_EQ_SIZE = 1024, | |
836 | }; | |
837 | ||
adb0c954 SM |
838 | enum { |
839 | MLX5_PTYS_IB = 1 << 0, | |
840 | MLX5_PTYS_EN = 1 << 2, | |
841 | }; | |
842 | ||
e126ba97 EC |
843 | typedef void (*mlx5_cmd_cbk_t)(int status, void *context); |
844 | ||
73dd3a48 MHY |
845 | enum { |
846 | MLX5_CMD_ENT_STATE_PENDING_COMP, | |
847 | }; | |
848 | ||
e126ba97 | 849 | struct mlx5_cmd_work_ent { |
73dd3a48 | 850 | unsigned long state; |
e126ba97 EC |
851 | struct mlx5_cmd_msg *in; |
852 | struct mlx5_cmd_msg *out; | |
746b5583 EC |
853 | void *uout; |
854 | int uout_size; | |
e126ba97 | 855 | mlx5_cmd_cbk_t callback; |
65ee6708 | 856 | struct delayed_work cb_timeout_work; |
e126ba97 | 857 | void *context; |
746b5583 | 858 | int idx; |
17d00e83 | 859 | struct completion handling; |
e126ba97 EC |
860 | struct completion done; |
861 | struct mlx5_cmd *cmd; | |
862 | struct work_struct work; | |
863 | struct mlx5_cmd_layout *lay; | |
864 | int ret; | |
865 | int page_queue; | |
866 | u8 status; | |
867 | u8 token; | |
14a70046 TG |
868 | u64 ts1; |
869 | u64 ts2; | |
746b5583 | 870 | u16 op; |
4525abea | 871 | bool polling; |
50b2412b EBE |
872 | /* Track the max comp handlers */ |
873 | refcount_t refcnt; | |
e126ba97 EC |
874 | }; |
875 | ||
707c4602 MD |
876 | enum phy_port_state { |
877 | MLX5_AAA_111 | |
878 | }; | |
879 | ||
880 | struct mlx5_hca_vport_context { | |
881 | u32 field_select; | |
882 | bool sm_virt_aware; | |
883 | bool has_smi; | |
884 | bool has_raw; | |
885 | enum port_state_policy policy; | |
886 | enum phy_port_state phys_state; | |
887 | enum ib_port_state vport_state; | |
888 | u8 port_physical_state; | |
889 | u64 sys_image_guid; | |
890 | u64 port_guid; | |
891 | u64 node_guid; | |
892 | u32 cap_mask1; | |
893 | u32 cap_mask1_perm; | |
4106a758 MG |
894 | u16 cap_mask2; |
895 | u16 cap_mask2_perm; | |
707c4602 MD |
896 | u16 lid; |
897 | u8 init_type_reply; /* bitmask: see ib spec 14.2.5.6 InitTypeReply */ | |
898 | u8 lmc; | |
899 | u8 subnet_timeout; | |
900 | u16 sm_lid; | |
901 | u8 sm_sl; | |
902 | u16 qkey_violation_counter; | |
903 | u16 pkey_violation_counter; | |
904 | bool grh_required; | |
905 | }; | |
906 | ||
e126ba97 EC |
907 | #define STRUCT_FIELD(header, field) \ |
908 | .struct_offset_bytes = offsetof(struct ib_unpacked_ ## header, field), \ | |
909 | .struct_size_bytes = sizeof((struct ib_unpacked_ ## header *)0)->field | |
910 | ||
e126ba97 EC |
911 | extern struct dentry *mlx5_debugfs_root; |
912 | ||
913 | static inline u16 fw_rev_maj(struct mlx5_core_dev *dev) | |
914 | { | |
915 | return ioread32be(&dev->iseg->fw_rev) & 0xffff; | |
916 | } | |
917 | ||
918 | static inline u16 fw_rev_min(struct mlx5_core_dev *dev) | |
919 | { | |
920 | return ioread32be(&dev->iseg->fw_rev) >> 16; | |
921 | } | |
922 | ||
923 | static inline u16 fw_rev_sub(struct mlx5_core_dev *dev) | |
924 | { | |
925 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) & 0xffff; | |
926 | } | |
927 | ||
3bcdb17a SG |
928 | static inline u32 mlx5_base_mkey(const u32 key) |
929 | { | |
930 | return key & 0xffffff00u; | |
931 | } | |
932 | ||
26bf3090 TT |
933 | static inline u32 wq_get_byte_sz(u8 log_sz, u8 log_stride) |
934 | { | |
935 | return ((u32)1 << log_sz) << log_stride; | |
936 | } | |
937 | ||
4972e6fa TT |
938 | static inline void mlx5_init_fbc_offset(struct mlx5_buf_list *frags, |
939 | u8 log_stride, u8 log_sz, | |
a0903622 | 940 | u16 strides_offset, |
d7037ad7 | 941 | struct mlx5_frag_buf_ctrl *fbc) |
388ca8be | 942 | { |
4972e6fa | 943 | fbc->frags = frags; |
3a2f7033 TT |
944 | fbc->log_stride = log_stride; |
945 | fbc->log_sz = log_sz; | |
388ca8be YC |
946 | fbc->sz_m1 = (1 << fbc->log_sz) - 1; |
947 | fbc->log_frag_strides = PAGE_SHIFT - fbc->log_stride; | |
948 | fbc->frag_sz_m1 = (1 << fbc->log_frag_strides) - 1; | |
d7037ad7 TT |
949 | fbc->strides_offset = strides_offset; |
950 | } | |
951 | ||
4972e6fa TT |
952 | static inline void mlx5_init_fbc(struct mlx5_buf_list *frags, |
953 | u8 log_stride, u8 log_sz, | |
d7037ad7 TT |
954 | struct mlx5_frag_buf_ctrl *fbc) |
955 | { | |
4972e6fa | 956 | mlx5_init_fbc_offset(frags, log_stride, log_sz, 0, fbc); |
3a2f7033 TT |
957 | } |
958 | ||
388ca8be YC |
959 | static inline void *mlx5_frag_buf_get_wqe(struct mlx5_frag_buf_ctrl *fbc, |
960 | u32 ix) | |
961 | { | |
d7037ad7 TT |
962 | unsigned int frag; |
963 | ||
964 | ix += fbc->strides_offset; | |
965 | frag = ix >> fbc->log_frag_strides; | |
388ca8be | 966 | |
4972e6fa | 967 | return fbc->frags[frag].buf + ((fbc->frag_sz_m1 & ix) << fbc->log_stride); |
388ca8be YC |
968 | } |
969 | ||
37fdffb2 TT |
970 | static inline u32 |
971 | mlx5_frag_buf_get_idx_last_contig_stride(struct mlx5_frag_buf_ctrl *fbc, u32 ix) | |
972 | { | |
973 | u32 last_frag_stride_idx = (ix + fbc->strides_offset) | fbc->frag_sz_m1; | |
974 | ||
975 | return min_t(u32, last_frag_stride_idx - fbc->strides_offset, fbc->sz_m1); | |
976 | } | |
977 | ||
d43b7007 EBE |
978 | enum { |
979 | CMD_ALLOWED_OPCODE_ALL, | |
980 | }; | |
981 | ||
e126ba97 EC |
982 | void mlx5_cmd_use_events(struct mlx5_core_dev *dev); |
983 | void mlx5_cmd_use_polling(struct mlx5_core_dev *dev); | |
d43b7007 | 984 | void mlx5_cmd_allowed_opcode(struct mlx5_core_dev *dev, u16 opcode); |
c4f287c4 | 985 | |
e355477e JG |
986 | struct mlx5_async_ctx { |
987 | struct mlx5_core_dev *dev; | |
988 | atomic_t num_inflight; | |
bacd22df | 989 | struct completion inflight_done; |
e355477e JG |
990 | }; |
991 | ||
992 | struct mlx5_async_work; | |
993 | ||
994 | typedef void (*mlx5_async_cbk_t)(int status, struct mlx5_async_work *context); | |
995 | ||
996 | struct mlx5_async_work { | |
997 | struct mlx5_async_ctx *ctx; | |
998 | mlx5_async_cbk_t user_callback; | |
34f46ae0 | 999 | u16 opcode; /* cmd opcode */ |
870c2481 | 1000 | u16 op_mod; /* cmd op_mod */ |
0a415276 | 1001 | void *out; /* pointer to the cmd output buffer */ |
e355477e JG |
1002 | }; |
1003 | ||
1004 | void mlx5_cmd_init_async_ctx(struct mlx5_core_dev *dev, | |
1005 | struct mlx5_async_ctx *ctx); | |
1006 | void mlx5_cmd_cleanup_async_ctx(struct mlx5_async_ctx *ctx); | |
1007 | int mlx5_cmd_exec_cb(struct mlx5_async_ctx *ctx, void *in, int in_size, | |
1008 | void *out, int out_size, mlx5_async_cbk_t callback, | |
1009 | struct mlx5_async_work *work); | |
0a415276 | 1010 | void mlx5_cmd_out_err(struct mlx5_core_dev *dev, u16 opcode, u16 op_mod, void *out); |
f23519e5 SM |
1011 | int mlx5_cmd_do(struct mlx5_core_dev *dev, void *in, int in_size, void *out, int out_size); |
1012 | int mlx5_cmd_check(struct mlx5_core_dev *dev, int err, void *in, void *out); | |
e126ba97 EC |
1013 | int mlx5_cmd_exec(struct mlx5_core_dev *dev, void *in, int in_size, void *out, |
1014 | int out_size); | |
bb7fc863 LR |
1015 | |
1016 | #define mlx5_cmd_exec_inout(dev, ifc_cmd, in, out) \ | |
1017 | ({ \ | |
1018 | mlx5_cmd_exec(dev, in, MLX5_ST_SZ_BYTES(ifc_cmd##_in), out, \ | |
1019 | MLX5_ST_SZ_BYTES(ifc_cmd##_out)); \ | |
1020 | }) | |
1021 | ||
1022 | #define mlx5_cmd_exec_in(dev, ifc_cmd, in) \ | |
1023 | ({ \ | |
1024 | u32 _out[MLX5_ST_SZ_DW(ifc_cmd##_out)] = {}; \ | |
1025 | mlx5_cmd_exec_inout(dev, ifc_cmd, in, _out); \ | |
1026 | }) | |
1027 | ||
4525abea MD |
1028 | int mlx5_cmd_exec_polling(struct mlx5_core_dev *dev, void *in, int in_size, |
1029 | void *out, int out_size); | |
b898ce7b | 1030 | bool mlx5_cmd_is_down(struct mlx5_core_dev *dev); |
c4f287c4 | 1031 | |
c7d4e6ab JP |
1032 | void mlx5_core_uplink_netdev_set(struct mlx5_core_dev *mdev, struct net_device *netdev); |
1033 | void mlx5_core_uplink_netdev_event_replay(struct mlx5_core_dev *mdev); | |
1034 | ||
0d293714 PH |
1035 | void mlx5_core_mp_event_replay(struct mlx5_core_dev *dev, u32 event, void *data); |
1036 | ||
ac6ea6e8 EC |
1037 | void mlx5_health_cleanup(struct mlx5_core_dev *dev); |
1038 | int mlx5_health_init(struct mlx5_core_dev *dev); | |
e126ba97 | 1039 | void mlx5_start_health_poll(struct mlx5_core_dev *dev); |
76d5581c | 1040 | void mlx5_stop_health_poll(struct mlx5_core_dev *dev, bool disable_health); |
9b98d395 | 1041 | void mlx5_start_health_fw_log_up(struct mlx5_core_dev *dev); |
05ac2c0b | 1042 | void mlx5_drain_health_wq(struct mlx5_core_dev *dev); |
0179720d | 1043 | void mlx5_trigger_health_work(struct mlx5_core_dev *dev); |
1c1b5228 TT |
1044 | int mlx5_frag_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
1045 | struct mlx5_frag_buf *buf, int node); | |
1046 | void mlx5_frag_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
83fec3f1 AL |
1047 | int mlx5_core_create_mkey(struct mlx5_core_dev *dev, u32 *mkey, u32 *in, |
1048 | int inlen); | |
1049 | int mlx5_core_destroy_mkey(struct mlx5_core_dev *dev, u32 mkey); | |
1050 | int mlx5_core_query_mkey(struct mlx5_core_dev *dev, u32 mkey, u32 *out, | |
1051 | int outlen); | |
e126ba97 EC |
1052 | int mlx5_core_alloc_pd(struct mlx5_core_dev *dev, u32 *pdn); |
1053 | int mlx5_core_dealloc_pd(struct mlx5_core_dev *dev, u32 pdn); | |
0cf53c12 | 1054 | int mlx5_pagealloc_init(struct mlx5_core_dev *dev); |
e126ba97 | 1055 | void mlx5_pagealloc_cleanup(struct mlx5_core_dev *dev); |
0cf53c12 | 1056 | void mlx5_pagealloc_start(struct mlx5_core_dev *dev); |
e126ba97 | 1057 | void mlx5_pagealloc_stop(struct mlx5_core_dev *dev); |
4e05cbf0 MS |
1058 | void mlx5_pages_debugfs_init(struct mlx5_core_dev *dev); |
1059 | void mlx5_pages_debugfs_cleanup(struct mlx5_core_dev *dev); | |
cd23b14b | 1060 | int mlx5_satisfy_startup_pages(struct mlx5_core_dev *dev, int boot); |
e126ba97 EC |
1061 | int mlx5_reclaim_startup_pages(struct mlx5_core_dev *dev); |
1062 | void mlx5_register_debugfs(void); | |
1063 | void mlx5_unregister_debugfs(void); | |
388ca8be | 1064 | |
1dcb6c36 | 1065 | void mlx5_fill_page_frag_array_perm(struct mlx5_frag_buf *buf, __be64 *pas, u8 perm); |
1c1b5228 | 1066 | void mlx5_fill_page_frag_array(struct mlx5_frag_buf *frag_buf, __be64 *pas); |
f14c1a14 | 1067 | int mlx5_comp_eqn_get(struct mlx5_core_dev *dev, u16 vecidx, int *eqn); |
e126ba97 EC |
1068 | int mlx5_core_attach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); |
1069 | int mlx5_core_detach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); | |
1070 | ||
66771a1c | 1071 | struct dentry *mlx5_debugfs_get_dev_root(struct mlx5_core_dev *dev); |
9f818c8a | 1072 | void mlx5_qp_debugfs_init(struct mlx5_core_dev *dev); |
e126ba97 | 1073 | void mlx5_qp_debugfs_cleanup(struct mlx5_core_dev *dev); |
45fee8ed MS |
1074 | int mlx5_access_reg(struct mlx5_core_dev *dev, void *data_in, int size_in, |
1075 | void *data_out, int size_out, u16 reg_id, int arg, | |
1076 | int write, bool verbose); | |
e126ba97 EC |
1077 | int mlx5_core_access_reg(struct mlx5_core_dev *dev, void *data_in, |
1078 | int size_in, void *data_out, int size_out, | |
1079 | u16 reg_num, int arg, int write); | |
adb0c954 | 1080 | |
311c7c71 SM |
1081 | int mlx5_db_alloc_node(struct mlx5_core_dev *dev, struct mlx5_db *db, |
1082 | int node); | |
9b45bde8 TT |
1083 | |
1084 | static inline int mlx5_db_alloc(struct mlx5_core_dev *dev, struct mlx5_db *db) | |
1085 | { | |
1086 | return mlx5_db_alloc_node(dev, db, dev->priv.numa_node); | |
1087 | } | |
1088 | ||
e126ba97 EC |
1089 | void mlx5_db_free(struct mlx5_core_dev *dev, struct mlx5_db *db); |
1090 | ||
e126ba97 | 1091 | const char *mlx5_command_str(int command); |
9f818c8a | 1092 | void mlx5_cmdif_debugfs_init(struct mlx5_core_dev *dev); |
e126ba97 | 1093 | void mlx5_cmdif_debugfs_cleanup(struct mlx5_core_dev *dev); |
3121e3c4 SG |
1094 | int mlx5_core_create_psv(struct mlx5_core_dev *dev, u32 pdn, |
1095 | int npsvs, u32 *sig_index); | |
1096 | int mlx5_core_destroy_psv(struct mlx5_core_dev *dev, int psv_num); | |
1db1f21c | 1097 | __be32 mlx5_core_get_terminate_scatter_list_mkey(struct mlx5_core_dev *dev); |
5903325a | 1098 | void mlx5_core_put_rsc(struct mlx5_core_rsc_common *common); |
e126ba97 | 1099 | |
1466cc5b YP |
1100 | int mlx5_init_rl_table(struct mlx5_core_dev *dev); |
1101 | void mlx5_cleanup_rl_table(struct mlx5_core_dev *dev); | |
05d3ac97 BW |
1102 | int mlx5_rl_add_rate(struct mlx5_core_dev *dev, u16 *index, |
1103 | struct mlx5_rate_limit *rl); | |
1104 | void mlx5_rl_remove_rate(struct mlx5_core_dev *dev, struct mlx5_rate_limit *rl); | |
1466cc5b | 1105 | bool mlx5_rl_is_in_range(struct mlx5_core_dev *dev, u32 rate); |
1326034b YH |
1106 | int mlx5_rl_add_rate_raw(struct mlx5_core_dev *dev, void *rl_in, u16 uid, |
1107 | bool dedicated_entry, u16 *index); | |
1108 | void mlx5_rl_remove_rate_raw(struct mlx5_core_dev *dev, u16 index); | |
05d3ac97 BW |
1109 | bool mlx5_rl_are_equal(struct mlx5_rate_limit *rl_0, |
1110 | struct mlx5_rate_limit *rl_1); | |
a6d51b68 EC |
1111 | int mlx5_alloc_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg, |
1112 | bool map_wc, bool fast_path); | |
1113 | void mlx5_free_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg); | |
1466cc5b | 1114 | |
674dd4e2 | 1115 | unsigned int mlx5_comp_vectors_max(struct mlx5_core_dev *dev); |
f3147015 | 1116 | int mlx5_comp_vector_get_cpu(struct mlx5_core_dev *dev, int vector); |
52ec462e IT |
1117 | unsigned int mlx5_core_reserved_gids_count(struct mlx5_core_dev *dev); |
1118 | int mlx5_core_roce_gid_set(struct mlx5_core_dev *dev, unsigned int index, | |
1119 | u8 roce_version, u8 roce_l3_type, const u8 *gid, | |
cfe4e37f | 1120 | const u8 *mac, bool vlan, u16 vlan_id, u8 port_num); |
52ec462e | 1121 | |
e126ba97 EC |
1122 | static inline u32 mlx5_mkey_to_idx(u32 mkey) |
1123 | { | |
1124 | return mkey >> 8; | |
1125 | } | |
1126 | ||
1127 | static inline u32 mlx5_idx_to_mkey(u32 mkey_idx) | |
1128 | { | |
1129 | return mkey_idx << 8; | |
1130 | } | |
1131 | ||
746b5583 EC |
1132 | static inline u8 mlx5_mkey_variant(u32 mkey) |
1133 | { | |
1134 | return mkey & 0xff; | |
1135 | } | |
1136 | ||
241dc159 | 1137 | /* Async-atomic event notifier used by mlx5 core to forward FW |
39c538d6 | 1138 | * evetns received from event queue to mlx5 consumers. |
241dc159 AL |
1139 | * Optimise event queue dipatching. |
1140 | */ | |
20902be4 SM |
1141 | int mlx5_notifier_register(struct mlx5_core_dev *dev, struct notifier_block *nb); |
1142 | int mlx5_notifier_unregister(struct mlx5_core_dev *dev, struct notifier_block *nb); | |
241dc159 AL |
1143 | |
1144 | /* Async-atomic event notifier used for forwarding | |
1145 | * evetns from the event queue into the to mlx5 events dispatcher, | |
1146 | * eswitch, clock and others. | |
1147 | */ | |
c0670781 YH |
1148 | int mlx5_eq_notifier_register(struct mlx5_core_dev *dev, struct mlx5_nb *nb); |
1149 | int mlx5_eq_notifier_unregister(struct mlx5_core_dev *dev, struct mlx5_nb *nb); | |
20902be4 | 1150 | |
241dc159 AL |
1151 | /* Blocking event notifier used to forward SW events, used for slow path */ |
1152 | int mlx5_blocking_notifier_register(struct mlx5_core_dev *dev, struct notifier_block *nb); | |
1153 | int mlx5_blocking_notifier_unregister(struct mlx5_core_dev *dev, struct notifier_block *nb); | |
1154 | int mlx5_blocking_notifier_call_chain(struct mlx5_core_dev *dev, unsigned int event, | |
1155 | void *data); | |
1156 | ||
211e6c80 | 1157 | int mlx5_core_query_vendor_id(struct mlx5_core_dev *mdev, u32 *vendor_id); |
9603b61d | 1158 | |
3bc34f3b AH |
1159 | int mlx5_cmd_create_vport_lag(struct mlx5_core_dev *dev); |
1160 | int mlx5_cmd_destroy_vport_lag(struct mlx5_core_dev *dev); | |
7c34ec19 AH |
1161 | bool mlx5_lag_is_roce(struct mlx5_core_dev *dev); |
1162 | bool mlx5_lag_is_sriov(struct mlx5_core_dev *dev); | |
7907f23a | 1163 | bool mlx5_lag_is_active(struct mlx5_core_dev *dev); |
a83bb5df | 1164 | bool mlx5_lag_mode_is_hash(struct mlx5_core_dev *dev); |
af8c0e25 MB |
1165 | bool mlx5_lag_is_master(struct mlx5_core_dev *dev); |
1166 | bool mlx5_lag_is_shared_fdb(struct mlx5_core_dev *dev); | |
27f9e0cc | 1167 | bool mlx5_lag_is_mpesw(struct mlx5_core_dev *dev); |
6a32047a | 1168 | struct net_device *mlx5_lag_get_roce_netdev(struct mlx5_core_dev *dev); |
c6bc6041 MG |
1169 | u8 mlx5_lag_get_slave_port(struct mlx5_core_dev *dev, |
1170 | struct net_device *slave); | |
71a0ff65 MD |
1171 | int mlx5_lag_query_cong_counters(struct mlx5_core_dev *dev, |
1172 | u64 *values, | |
1173 | int num_counters, | |
1174 | size_t *offsets); | |
222dd185 SD |
1175 | struct mlx5_core_dev *mlx5_lag_get_next_peer_mdev(struct mlx5_core_dev *dev, int *i); |
1176 | ||
1177 | #define mlx5_lag_for_each_peer_mdev(dev, peer, i) \ | |
1178 | for (i = 0, peer = mlx5_lag_get_next_peer_mdev(dev, &i); \ | |
1179 | peer; \ | |
1180 | peer = mlx5_lag_get_next_peer_mdev(dev, &i)) | |
1181 | ||
34a30d76 | 1182 | u8 mlx5_lag_get_num_ports(struct mlx5_core_dev *dev); |
01187175 EC |
1183 | struct mlx5_uars_page *mlx5_get_uars_page(struct mlx5_core_dev *mdev); |
1184 | void mlx5_put_uars_page(struct mlx5_core_dev *mdev, struct mlx5_uars_page *up); | |
c9b9dcb4 | 1185 | int mlx5_dm_sw_icm_alloc(struct mlx5_core_dev *dev, enum mlx5_sw_icm_type type, |
dff8e2d1 ES |
1186 | u64 length, u32 log_alignment, u16 uid, |
1187 | phys_addr_t *addr, u32 *obj_id); | |
c9b9dcb4 AL |
1188 | int mlx5_dm_sw_icm_dealloc(struct mlx5_core_dev *dev, enum mlx5_sw_icm_type type, |
1189 | u64 length, u16 uid, phys_addr_t addr, u32 obj_id); | |
7907f23a | 1190 | |
1695b97b YH |
1191 | struct mlx5_core_dev *mlx5_vf_get_core_dev(struct pci_dev *pdev); |
1192 | void mlx5_vf_put_core_dev(struct mlx5_core_dev *mdev); | |
1193 | ||
846e4373 YH |
1194 | int mlx5_sriov_blocking_notifier_register(struct mlx5_core_dev *mdev, |
1195 | int vf_id, | |
1196 | struct notifier_block *nb); | |
1197 | void mlx5_sriov_blocking_notifier_unregister(struct mlx5_core_dev *mdev, | |
1198 | int vf_id, | |
1199 | struct notifier_block *nb); | |
f6a8a19b DD |
1200 | int mlx5_rdma_rn_get_params(struct mlx5_core_dev *mdev, |
1201 | struct ib_device *device, | |
1202 | struct rdma_netdev_alloc_params *params); | |
e126ba97 | 1203 | |
fc50db98 EC |
1204 | enum { |
1205 | MLX5_PCI_DEV_IS_VF = 1 << 0, | |
1206 | }; | |
1207 | ||
2752b823 | 1208 | static inline bool mlx5_core_is_pf(const struct mlx5_core_dev *dev) |
fc50db98 | 1209 | { |
386e75af | 1210 | return dev->coredev_type == MLX5_COREDEV_PF; |
fc50db98 EC |
1211 | } |
1212 | ||
e53a9d26 PP |
1213 | static inline bool mlx5_core_is_vf(const struct mlx5_core_dev *dev) |
1214 | { | |
1215 | return dev->coredev_type == MLX5_COREDEV_VF; | |
1216 | } | |
1217 | ||
3b1e58aa | 1218 | static inline bool mlx5_core_is_ecpf(const struct mlx5_core_dev *dev) |
591905ba BW |
1219 | { |
1220 | return dev->caps.embedded_cpu; | |
1221 | } | |
1222 | ||
2752b823 PP |
1223 | static inline bool |
1224 | mlx5_core_is_ecpf_esw_manager(const struct mlx5_core_dev *dev) | |
7f0d11c7 BW |
1225 | { |
1226 | return dev->caps.embedded_cpu && MLX5_CAP_GEN(dev, eswitch_manager); | |
1227 | } | |
1228 | ||
2752b823 | 1229 | static inline bool mlx5_ecpf_vport_exists(const struct mlx5_core_dev *dev) |
81cd229c BW |
1230 | { |
1231 | return mlx5_core_is_pf(dev) && MLX5_CAP_ESW(dev, ecpf_vport_exists); | |
1232 | } | |
1233 | ||
2752b823 | 1234 | static inline u16 mlx5_core_max_vfs(const struct mlx5_core_dev *dev) |
feb39369 | 1235 | { |
86eec50b | 1236 | return dev->priv.sriov.max_vfs; |
feb39369 BW |
1237 | } |
1238 | ||
617f5db1 MB |
1239 | static inline int mlx5_lag_is_lacp_owner(struct mlx5_core_dev *dev) |
1240 | { | |
1241 | /* LACP owner conditions: | |
1242 | * 1) Function is physical. | |
1243 | * 2) LAG is supported by FW. | |
1244 | * 3) LAG is managed by driver (currently the only option). | |
1245 | */ | |
1246 | return MLX5_CAP_GEN(dev, vport_group_manager) && | |
1247 | (MLX5_CAP_GEN(dev, num_lag_ports) > 1) && | |
1248 | MLX5_CAP_GEN(dev, lag_master); | |
1249 | } | |
1250 | ||
dc131808 DJ |
1251 | static inline u16 mlx5_core_max_ec_vfs(const struct mlx5_core_dev *dev) |
1252 | { | |
1253 | return dev->priv.sriov.max_ec_vfs; | |
1254 | } | |
1255 | ||
707c4602 MD |
1256 | static inline int mlx5_get_gid_table_len(u16 param) |
1257 | { | |
1258 | if (param > 4) { | |
1259 | pr_warn("gid table length is zero\n"); | |
1260 | return 0; | |
1261 | } | |
1262 | ||
1263 | return 8 * (1 << param); | |
1264 | } | |
1265 | ||
1466cc5b YP |
1266 | static inline bool mlx5_rl_is_supported(struct mlx5_core_dev *dev) |
1267 | { | |
1268 | return !!(dev->priv.rl_table.max_size); | |
1269 | } | |
1270 | ||
32f69e4b DJ |
1271 | static inline int mlx5_core_is_mp_slave(struct mlx5_core_dev *dev) |
1272 | { | |
1273 | return MLX5_CAP_GEN(dev, affiliate_nic_vport_criteria) && | |
1274 | MLX5_CAP_GEN(dev, num_vhca_ports) <= 1; | |
1275 | } | |
1276 | ||
1277 | static inline int mlx5_core_is_mp_master(struct mlx5_core_dev *dev) | |
1278 | { | |
1279 | return MLX5_CAP_GEN(dev, num_vhca_ports) > 1; | |
1280 | } | |
1281 | ||
1282 | static inline int mlx5_core_mp_enabled(struct mlx5_core_dev *dev) | |
1283 | { | |
1284 | return mlx5_core_is_mp_slave(dev) || | |
1285 | mlx5_core_is_mp_master(dev); | |
1286 | } | |
1287 | ||
7fd8aefb DJ |
1288 | static inline int mlx5_core_native_port_num(struct mlx5_core_dev *dev) |
1289 | { | |
32f69e4b DJ |
1290 | if (!mlx5_core_mp_enabled(dev)) |
1291 | return 1; | |
1292 | ||
1293 | return MLX5_CAP_GEN(dev, native_port_num); | |
7fd8aefb DJ |
1294 | } |
1295 | ||
2ec16ddd RL |
1296 | static inline int mlx5_get_dev_index(struct mlx5_core_dev *dev) |
1297 | { | |
1021d064 RL |
1298 | int idx = MLX5_CAP_GEN(dev, native_port_num); |
1299 | ||
1300 | if (idx >= 1 && idx <= MLX5_MAX_PORTS) | |
1301 | return idx - 1; | |
1302 | else | |
1303 | return PCI_FUNC(dev->pdev->devfn); | |
2ec16ddd RL |
1304 | } |
1305 | ||
020446e0 EC |
1306 | enum { |
1307 | MLX5_TRIGGERED_CMD_COMP = (u64)1 << 32, | |
1308 | }; | |
1309 | ||
9ca05b0f MS |
1310 | bool mlx5_is_roce_on(struct mlx5_core_dev *dev); |
1311 | ||
1312 | static inline bool mlx5_get_roce_state(struct mlx5_core_dev *dev) | |
cc9defcb | 1313 | { |
9ca05b0f MS |
1314 | if (MLX5_CAP_GEN(dev, roce_rw_supported)) |
1315 | return MLX5_CAP_GEN(dev, roce); | |
1316 | ||
1317 | /* If RoCE cap is read-only in FW, get RoCE state from devlink | |
1318 | * in order to support RoCE enable/disable feature | |
1319 | */ | |
1320 | return mlx5_is_roce_on(dev); | |
cc9defcb MG |
1321 | } |
1322 | ||
58dbd642 | 1323 | #ifdef CONFIG_MLX5_MACSEC |
758ce14a PH |
1324 | static inline bool mlx5e_is_macsec_device(const struct mlx5_core_dev *mdev) |
1325 | { | |
1326 | if (!(MLX5_CAP_GEN_64(mdev, general_obj_types) & | |
1327 | MLX5_GENERAL_OBJ_TYPES_CAP_MACSEC_OFFLOAD)) | |
1328 | return false; | |
1329 | ||
1330 | if (!MLX5_CAP_GEN(mdev, log_max_dek)) | |
1331 | return false; | |
1332 | ||
1333 | if (!MLX5_CAP_MACSEC(mdev, log_max_macsec_offload)) | |
1334 | return false; | |
1335 | ||
1336 | if (!MLX5_CAP_FLOWTABLE_NIC_RX(mdev, macsec_decrypt) || | |
1337 | !MLX5_CAP_FLOWTABLE_NIC_RX(mdev, reformat_remove_macsec)) | |
1338 | return false; | |
1339 | ||
1340 | if (!MLX5_CAP_FLOWTABLE_NIC_TX(mdev, macsec_encrypt) || | |
1341 | !MLX5_CAP_FLOWTABLE_NIC_TX(mdev, reformat_add_macsec)) | |
1342 | return false; | |
1343 | ||
1344 | if (!MLX5_CAP_MACSEC(mdev, macsec_crypto_esp_aes_gcm_128_encrypt) && | |
1345 | !MLX5_CAP_MACSEC(mdev, macsec_crypto_esp_aes_gcm_256_encrypt)) | |
1346 | return false; | |
1347 | ||
1348 | if (!MLX5_CAP_MACSEC(mdev, macsec_crypto_esp_aes_gcm_128_decrypt) && | |
1349 | !MLX5_CAP_MACSEC(mdev, macsec_crypto_esp_aes_gcm_256_decrypt)) | |
1350 | return false; | |
1351 | ||
1352 | return true; | |
1353 | } | |
1354 | ||
1355 | #define NIC_RDMA_BOTH_DIRS_CAPS (MLX5_FT_NIC_RX_2_NIC_RX_RDMA | MLX5_FT_NIC_TX_RDMA_2_NIC_TX) | |
1356 | ||
1357 | static inline bool mlx5_is_macsec_roce_supported(struct mlx5_core_dev *mdev) | |
1358 | { | |
1359 | if (((MLX5_CAP_GEN_2(mdev, flow_table_type_2_type) & | |
1360 | NIC_RDMA_BOTH_DIRS_CAPS) != NIC_RDMA_BOTH_DIRS_CAPS) || | |
1361 | !MLX5_CAP_FLOWTABLE_RDMA_TX(mdev, max_modify_header_actions) || | |
58dbd642 | 1362 | !mlx5e_is_macsec_device(mdev) || !mdev->macsec_fs) |
758ce14a PH |
1363 | return false; |
1364 | ||
1365 | return true; | |
1366 | } | |
58dbd642 | 1367 | #endif |
758ce14a | 1368 | |
168723c1 MM |
1369 | enum { |
1370 | MLX5_OCTWORD = 16, | |
1371 | }; | |
1372 | ||
fb0a6a26 EC |
1373 | struct msi_map mlx5_msix_alloc(struct mlx5_core_dev *dev, |
1374 | irqreturn_t (*handler)(int, void *), | |
1375 | const struct irq_affinity_desc *affdesc, | |
1376 | const char *name); | |
1377 | void mlx5_msix_free(struct mlx5_core_dev *dev, struct msi_map map); | |
1378 | ||
e126ba97 | 1379 | #endif /* MLX5_DRIVER_H */ |