Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_DRIVER_H | |
34 | #define MLX5_DRIVER_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/completion.h> | |
38 | #include <linux/pci.h> | |
05e0cc84 | 39 | #include <linux/irq.h> |
e126ba97 EC |
40 | #include <linux/spinlock_types.h> |
41 | #include <linux/semaphore.h> | |
6ecde51d | 42 | #include <linux/slab.h> |
e126ba97 EC |
43 | #include <linux/vmalloc.h> |
44 | #include <linux/radix-tree.h> | |
43a335e0 | 45 | #include <linux/workqueue.h> |
d9aaed83 | 46 | #include <linux/mempool.h> |
94c6825e | 47 | #include <linux/interrupt.h> |
52ec462e | 48 | #include <linux/idr.h> |
20902be4 | 49 | #include <linux/notifier.h> |
6ecde51d | 50 | |
e126ba97 EC |
51 | #include <linux/mlx5/device.h> |
52 | #include <linux/mlx5/doorbell.h> | |
41069256 | 53 | #include <linux/mlx5/eq.h> |
7c39afb3 FD |
54 | #include <linux/timecounter.h> |
55 | #include <linux/ptp_clock_kernel.h> | |
e126ba97 EC |
56 | |
57 | enum { | |
58 | MLX5_BOARD_ID_LEN = 64, | |
59 | MLX5_MAX_NAME_LEN = 16, | |
60 | }; | |
61 | ||
62 | enum { | |
63 | /* one minute for the sake of bringup. Generally, commands must always | |
64 | * complete and we may need to increase this timeout value | |
65 | */ | |
6b6c07bd | 66 | MLX5_CMD_TIMEOUT_MSEC = 60 * 1000, |
e126ba97 EC |
67 | MLX5_CMD_WQ_MAX_NAME = 32, |
68 | }; | |
69 | ||
70 | enum { | |
71 | CMD_OWNER_SW = 0x0, | |
72 | CMD_OWNER_HW = 0x1, | |
73 | CMD_STATUS_SUCCESS = 0, | |
74 | }; | |
75 | ||
76 | enum mlx5_sqp_t { | |
77 | MLX5_SQP_SMI = 0, | |
78 | MLX5_SQP_GSI = 1, | |
79 | MLX5_SQP_IEEE_1588 = 2, | |
80 | MLX5_SQP_SNIFFER = 3, | |
81 | MLX5_SQP_SYNC_UMR = 4, | |
82 | }; | |
83 | ||
84 | enum { | |
85 | MLX5_MAX_PORTS = 2, | |
86 | }; | |
87 | ||
e126ba97 | 88 | enum { |
a60109dc YC |
89 | MLX5_ATOMIC_MODE_OFFSET = 16, |
90 | MLX5_ATOMIC_MODE_IB_COMP = 1, | |
91 | MLX5_ATOMIC_MODE_CX = 2, | |
92 | MLX5_ATOMIC_MODE_8B = 3, | |
93 | MLX5_ATOMIC_MODE_16B = 4, | |
94 | MLX5_ATOMIC_MODE_32B = 5, | |
95 | MLX5_ATOMIC_MODE_64B = 6, | |
96 | MLX5_ATOMIC_MODE_128B = 7, | |
97 | MLX5_ATOMIC_MODE_256B = 8, | |
e126ba97 EC |
98 | }; |
99 | ||
e126ba97 | 100 | enum { |
415a64aa | 101 | MLX5_REG_QPTS = 0x4002, |
4f3961ee SM |
102 | MLX5_REG_QETCR = 0x4005, |
103 | MLX5_REG_QTCT = 0x400a, | |
415a64aa | 104 | MLX5_REG_QPDPM = 0x4013, |
c02762eb | 105 | MLX5_REG_QCAM = 0x4019, |
341c5ee2 HN |
106 | MLX5_REG_DCBX_PARAM = 0x4020, |
107 | MLX5_REG_DCBX_APP = 0x4021, | |
e29341fb IT |
108 | MLX5_REG_FPGA_CAP = 0x4022, |
109 | MLX5_REG_FPGA_CTRL = 0x4023, | |
a9956d35 | 110 | MLX5_REG_FPGA_ACCESS_REG = 0x4024, |
e126ba97 EC |
111 | MLX5_REG_PCAP = 0x5001, |
112 | MLX5_REG_PMTU = 0x5003, | |
113 | MLX5_REG_PTYS = 0x5004, | |
114 | MLX5_REG_PAOS = 0x5006, | |
3c2d18ef | 115 | MLX5_REG_PFCC = 0x5007, |
efea389d | 116 | MLX5_REG_PPCNT = 0x5008, |
50b4a3c2 HN |
117 | MLX5_REG_PPTB = 0x500b, |
118 | MLX5_REG_PBMC = 0x500c, | |
e126ba97 EC |
119 | MLX5_REG_PMAOS = 0x5012, |
120 | MLX5_REG_PUDE = 0x5009, | |
121 | MLX5_REG_PMPE = 0x5010, | |
122 | MLX5_REG_PELC = 0x500e, | |
a124d13e | 123 | MLX5_REG_PVLC = 0x500f, |
94cb1ebb | 124 | MLX5_REG_PCMR = 0x5041, |
bb64143e | 125 | MLX5_REG_PMLP = 0x5002, |
4b5b9c7d | 126 | MLX5_REG_PPLM = 0x5023, |
cfdcbcea | 127 | MLX5_REG_PCAM = 0x507f, |
e126ba97 EC |
128 | MLX5_REG_NODE_DESC = 0x6001, |
129 | MLX5_REG_HOST_ENDIANNESS = 0x7004, | |
bb64143e | 130 | MLX5_REG_MCIA = 0x9014, |
da54d24e | 131 | MLX5_REG_MLCR = 0x902b, |
eff8ea8f FD |
132 | MLX5_REG_MTRC_CAP = 0x9040, |
133 | MLX5_REG_MTRC_CONF = 0x9041, | |
134 | MLX5_REG_MTRC_STDB = 0x9042, | |
135 | MLX5_REG_MTRC_CTRL = 0x9043, | |
8ed1a630 | 136 | MLX5_REG_MPCNT = 0x9051, |
f9a1ef72 EE |
137 | MLX5_REG_MTPPS = 0x9053, |
138 | MLX5_REG_MTPPSE = 0x9054, | |
5e022dd3 | 139 | MLX5_REG_MPEGC = 0x9056, |
47176289 OG |
140 | MLX5_REG_MCQI = 0x9061, |
141 | MLX5_REG_MCC = 0x9062, | |
142 | MLX5_REG_MCDA = 0x9063, | |
cfdcbcea | 143 | MLX5_REG_MCAM = 0x907f, |
e126ba97 EC |
144 | }; |
145 | ||
415a64aa HN |
146 | enum mlx5_qpts_trust_state { |
147 | MLX5_QPTS_TRUST_PCP = 1, | |
148 | MLX5_QPTS_TRUST_DSCP = 2, | |
149 | }; | |
150 | ||
341c5ee2 HN |
151 | enum mlx5_dcbx_oper_mode { |
152 | MLX5E_DCBX_PARAM_VER_OPER_HOST = 0x0, | |
153 | MLX5E_DCBX_PARAM_VER_OPER_AUTO = 0x3, | |
154 | }; | |
155 | ||
da7525d2 EBE |
156 | enum { |
157 | MLX5_ATOMIC_OPS_CMP_SWAP = 1 << 0, | |
158 | MLX5_ATOMIC_OPS_FETCH_ADD = 1 << 1, | |
a60109dc YC |
159 | MLX5_ATOMIC_OPS_EXTENDED_CMP_SWAP = 1 << 2, |
160 | MLX5_ATOMIC_OPS_EXTENDED_FETCH_ADD = 1 << 3, | |
da7525d2 EBE |
161 | }; |
162 | ||
e420f0c0 HE |
163 | enum mlx5_page_fault_resume_flags { |
164 | MLX5_PAGE_FAULT_RESUME_REQUESTOR = 1 << 0, | |
165 | MLX5_PAGE_FAULT_RESUME_WRITE = 1 << 1, | |
166 | MLX5_PAGE_FAULT_RESUME_RDMA = 1 << 2, | |
167 | MLX5_PAGE_FAULT_RESUME_ERROR = 1 << 7, | |
168 | }; | |
169 | ||
e126ba97 EC |
170 | enum dbg_rsc_type { |
171 | MLX5_DBG_RSC_QP, | |
172 | MLX5_DBG_RSC_EQ, | |
173 | MLX5_DBG_RSC_CQ, | |
174 | }; | |
175 | ||
7ecf6d8f BW |
176 | enum port_state_policy { |
177 | MLX5_POLICY_DOWN = 0, | |
178 | MLX5_POLICY_UP = 1, | |
179 | MLX5_POLICY_FOLLOW = 2, | |
180 | MLX5_POLICY_INVALID = 0xffffffff | |
181 | }; | |
182 | ||
e126ba97 EC |
183 | struct mlx5_field_desc { |
184 | struct dentry *dent; | |
185 | int i; | |
186 | }; | |
187 | ||
188 | struct mlx5_rsc_debug { | |
189 | struct mlx5_core_dev *dev; | |
190 | void *object; | |
191 | enum dbg_rsc_type type; | |
192 | struct dentry *root; | |
193 | struct mlx5_field_desc fields[0]; | |
194 | }; | |
195 | ||
196 | enum mlx5_dev_event { | |
58d180b3 | 197 | MLX5_DEV_EVENT_SYS_ERROR = 128, /* 0 - 127 are FW events */ |
e126ba97 EC |
198 | }; |
199 | ||
4c916a79 | 200 | enum mlx5_port_status { |
6fa1bcab AS |
201 | MLX5_PORT_UP = 1, |
202 | MLX5_PORT_DOWN = 2, | |
4c916a79 RS |
203 | }; |
204 | ||
2f5ff264 | 205 | struct mlx5_bfreg_info { |
b037c29a | 206 | u32 *sys_pages; |
2f5ff264 | 207 | int num_low_latency_bfregs; |
e126ba97 | 208 | unsigned int *count; |
e126ba97 EC |
209 | |
210 | /* | |
2f5ff264 | 211 | * protect bfreg allocation data structs |
e126ba97 EC |
212 | */ |
213 | struct mutex lock; | |
78c0f98c | 214 | u32 ver; |
b037c29a EC |
215 | bool lib_uar_4k; |
216 | u32 num_sys_pages; | |
31a78a5a YH |
217 | u32 num_static_sys_pages; |
218 | u32 total_num_bfregs; | |
219 | u32 num_dyn_bfregs; | |
e126ba97 EC |
220 | }; |
221 | ||
222 | struct mlx5_cmd_first { | |
223 | __be32 data[4]; | |
224 | }; | |
225 | ||
226 | struct mlx5_cmd_msg { | |
227 | struct list_head list; | |
0ac3ea70 | 228 | struct cmd_msg_cache *parent; |
e126ba97 EC |
229 | u32 len; |
230 | struct mlx5_cmd_first first; | |
231 | struct mlx5_cmd_mailbox *next; | |
232 | }; | |
233 | ||
234 | struct mlx5_cmd_debug { | |
235 | struct dentry *dbg_root; | |
236 | struct dentry *dbg_in; | |
237 | struct dentry *dbg_out; | |
238 | struct dentry *dbg_outlen; | |
239 | struct dentry *dbg_status; | |
240 | struct dentry *dbg_run; | |
241 | void *in_msg; | |
242 | void *out_msg; | |
243 | u8 status; | |
244 | u16 inlen; | |
245 | u16 outlen; | |
246 | }; | |
247 | ||
0ac3ea70 | 248 | struct cmd_msg_cache { |
e126ba97 EC |
249 | /* protect block chain allocations |
250 | */ | |
251 | spinlock_t lock; | |
252 | struct list_head head; | |
0ac3ea70 MHY |
253 | unsigned int max_inbox_size; |
254 | unsigned int num_ent; | |
e126ba97 EC |
255 | }; |
256 | ||
0ac3ea70 MHY |
257 | enum { |
258 | MLX5_NUM_COMMAND_CACHES = 5, | |
e126ba97 EC |
259 | }; |
260 | ||
261 | struct mlx5_cmd_stats { | |
262 | u64 sum; | |
263 | u64 n; | |
264 | struct dentry *root; | |
265 | struct dentry *avg; | |
266 | struct dentry *count; | |
267 | /* protect command average calculations */ | |
268 | spinlock_t lock; | |
269 | }; | |
270 | ||
271 | struct mlx5_cmd { | |
71edc69c SM |
272 | struct mlx5_nb nb; |
273 | ||
64599cca EC |
274 | void *cmd_alloc_buf; |
275 | dma_addr_t alloc_dma; | |
276 | int alloc_size; | |
e126ba97 EC |
277 | void *cmd_buf; |
278 | dma_addr_t dma; | |
279 | u16 cmdif_rev; | |
280 | u8 log_sz; | |
281 | u8 log_stride; | |
282 | int max_reg_cmds; | |
283 | int events; | |
284 | u32 __iomem *vector; | |
285 | ||
286 | /* protect command queue allocations | |
287 | */ | |
288 | spinlock_t alloc_lock; | |
289 | ||
290 | /* protect token allocations | |
291 | */ | |
292 | spinlock_t token_lock; | |
293 | u8 token; | |
294 | unsigned long bitmask; | |
295 | char wq_name[MLX5_CMD_WQ_MAX_NAME]; | |
296 | struct workqueue_struct *wq; | |
297 | struct semaphore sem; | |
298 | struct semaphore pages_sem; | |
299 | int mode; | |
300 | struct mlx5_cmd_work_ent *ent_arr[MLX5_MAX_COMMANDS]; | |
18c90df9 | 301 | struct dma_pool *pool; |
e126ba97 | 302 | struct mlx5_cmd_debug dbg; |
0ac3ea70 | 303 | struct cmd_msg_cache cache[MLX5_NUM_COMMAND_CACHES]; |
e126ba97 EC |
304 | int checksum_disabled; |
305 | struct mlx5_cmd_stats stats[MLX5_CMD_OP_MAX]; | |
306 | }; | |
307 | ||
308 | struct mlx5_port_caps { | |
309 | int gid_table_len; | |
310 | int pkey_table_len; | |
938fe83c | 311 | u8 ext_port_cap; |
c43f1112 | 312 | bool has_smi; |
e126ba97 EC |
313 | }; |
314 | ||
315 | struct mlx5_cmd_mailbox { | |
316 | void *buf; | |
317 | dma_addr_t dma; | |
318 | struct mlx5_cmd_mailbox *next; | |
319 | }; | |
320 | ||
321 | struct mlx5_buf_list { | |
322 | void *buf; | |
323 | dma_addr_t map; | |
324 | }; | |
325 | ||
1c1b5228 TT |
326 | struct mlx5_frag_buf { |
327 | struct mlx5_buf_list *frags; | |
328 | int npages; | |
329 | int size; | |
330 | u8 page_shift; | |
331 | }; | |
332 | ||
388ca8be | 333 | struct mlx5_frag_buf_ctrl { |
4972e6fa | 334 | struct mlx5_buf_list *frags; |
388ca8be | 335 | u32 sz_m1; |
8d71e818 | 336 | u16 frag_sz_m1; |
a0903622 | 337 | u16 strides_offset; |
388ca8be YC |
338 | u8 log_sz; |
339 | u8 log_stride; | |
340 | u8 log_frag_strides; | |
341 | }; | |
342 | ||
3121e3c4 SG |
343 | struct mlx5_core_psv { |
344 | u32 psv_idx; | |
345 | struct psv_layout { | |
346 | u32 pd; | |
347 | u16 syndrome; | |
348 | u16 reserved; | |
349 | u16 bg; | |
350 | u16 app_tag; | |
351 | u32 ref_tag; | |
352 | } psv; | |
353 | }; | |
354 | ||
355 | struct mlx5_core_sig_ctx { | |
356 | struct mlx5_core_psv psv_memory; | |
357 | struct mlx5_core_psv psv_wire; | |
d5436ba0 SG |
358 | struct ib_sig_err err_item; |
359 | bool sig_status_checked; | |
360 | bool sig_err_exists; | |
361 | u32 sigerr_count; | |
3121e3c4 | 362 | }; |
e126ba97 | 363 | |
aa8e08d2 AK |
364 | enum { |
365 | MLX5_MKEY_MR = 1, | |
366 | MLX5_MKEY_MW, | |
367 | }; | |
368 | ||
a606b0f6 | 369 | struct mlx5_core_mkey { |
e126ba97 EC |
370 | u64 iova; |
371 | u64 size; | |
372 | u32 key; | |
373 | u32 pd; | |
aa8e08d2 | 374 | u32 type; |
e126ba97 EC |
375 | }; |
376 | ||
d9aaed83 AK |
377 | #define MLX5_24BIT_MASK ((1 << 24) - 1) |
378 | ||
5903325a | 379 | enum mlx5_res_type { |
e2013b21 | 380 | MLX5_RES_QP = MLX5_EVENT_QUEUE_TYPE_QP, |
381 | MLX5_RES_RQ = MLX5_EVENT_QUEUE_TYPE_RQ, | |
382 | MLX5_RES_SQ = MLX5_EVENT_QUEUE_TYPE_SQ, | |
383 | MLX5_RES_SRQ = 3, | |
384 | MLX5_RES_XSRQ = 4, | |
5b3ec3fc | 385 | MLX5_RES_XRQ = 5, |
57cda166 | 386 | MLX5_RES_DCT = MLX5_EVENT_QUEUE_TYPE_DCT, |
5903325a EC |
387 | }; |
388 | ||
389 | struct mlx5_core_rsc_common { | |
390 | enum mlx5_res_type res; | |
391 | atomic_t refcount; | |
392 | struct completion free; | |
393 | }; | |
394 | ||
a6d51b68 | 395 | struct mlx5_uars_page { |
e126ba97 | 396 | void __iomem *map; |
a6d51b68 EC |
397 | bool wc; |
398 | u32 index; | |
399 | struct list_head list; | |
400 | unsigned int bfregs; | |
401 | unsigned long *reg_bitmap; /* for non fast path bf regs */ | |
402 | unsigned long *fp_bitmap; | |
403 | unsigned int reg_avail; | |
404 | unsigned int fp_avail; | |
405 | struct kref ref_count; | |
406 | struct mlx5_core_dev *mdev; | |
e126ba97 EC |
407 | }; |
408 | ||
a6d51b68 EC |
409 | struct mlx5_bfreg_head { |
410 | /* protect blue flame registers allocations */ | |
411 | struct mutex lock; | |
412 | struct list_head list; | |
413 | }; | |
414 | ||
415 | struct mlx5_bfreg_data { | |
416 | struct mlx5_bfreg_head reg_head; | |
417 | struct mlx5_bfreg_head wc_head; | |
418 | }; | |
419 | ||
420 | struct mlx5_sq_bfreg { | |
421 | void __iomem *map; | |
422 | struct mlx5_uars_page *up; | |
423 | bool wc; | |
424 | u32 index; | |
425 | unsigned int offset; | |
426 | }; | |
e126ba97 EC |
427 | |
428 | struct mlx5_core_health { | |
429 | struct health_buffer __iomem *health; | |
430 | __be32 __iomem *health_counter; | |
431 | struct timer_list timer; | |
e126ba97 EC |
432 | u32 prev; |
433 | int miss_counter; | |
fd76ee4d | 434 | bool sick; |
05ac2c0b MHY |
435 | /* wq spinlock to synchronize draining */ |
436 | spinlock_t wq_lock; | |
ac6ea6e8 | 437 | struct workqueue_struct *wq; |
05ac2c0b | 438 | unsigned long flags; |
ac6ea6e8 | 439 | struct work_struct work; |
04c0c1ab | 440 | struct delayed_work recover_work; |
e126ba97 EC |
441 | }; |
442 | ||
e126ba97 | 443 | struct mlx5_qp_table { |
451be51c | 444 | struct notifier_block nb; |
221c14f3 | 445 | |
e126ba97 EC |
446 | /* protect radix tree |
447 | */ | |
448 | spinlock_t lock; | |
449 | struct radix_tree_root tree; | |
450 | }; | |
451 | ||
a606b0f6 | 452 | struct mlx5_mkey_table { |
3bcdb17a SG |
453 | /* protect radix tree |
454 | */ | |
455 | rwlock_t lock; | |
456 | struct radix_tree_root tree; | |
457 | }; | |
458 | ||
fc50db98 EC |
459 | struct mlx5_vf_context { |
460 | int enabled; | |
7ecf6d8f BW |
461 | u64 port_guid; |
462 | u64 node_guid; | |
463 | enum port_state_policy policy; | |
fc50db98 EC |
464 | }; |
465 | ||
466 | struct mlx5_core_sriov { | |
467 | struct mlx5_vf_context *vfs_ctx; | |
468 | int num_vfs; | |
469 | int enabled_vfs; | |
470 | }; | |
471 | ||
43a335e0 | 472 | struct mlx5_fc_stats { |
12d6066c VB |
473 | spinlock_t counters_idr_lock; /* protects counters_idr */ |
474 | struct idr counters_idr; | |
9aff93d7 | 475 | struct list_head counters; |
83033688 | 476 | struct llist_head addlist; |
6e5e2283 | 477 | struct llist_head dellist; |
43a335e0 AV |
478 | |
479 | struct workqueue_struct *wq; | |
480 | struct delayed_work work; | |
481 | unsigned long next_query; | |
f6dfb4c3 | 482 | unsigned long sampling_interval; /* jiffies */ |
43a335e0 AV |
483 | }; |
484 | ||
69c1280b | 485 | struct mlx5_events; |
eeb66cdb | 486 | struct mlx5_mpfs; |
073bb189 | 487 | struct mlx5_eswitch; |
7907f23a | 488 | struct mlx5_lag; |
fadd59fc | 489 | struct mlx5_devcom; |
f2f3df55 | 490 | struct mlx5_eq_table; |
073bb189 | 491 | |
05d3ac97 BW |
492 | struct mlx5_rate_limit { |
493 | u32 rate; | |
494 | u32 max_burst_sz; | |
495 | u16 typical_pkt_sz; | |
496 | }; | |
497 | ||
1466cc5b | 498 | struct mlx5_rl_entry { |
05d3ac97 | 499 | struct mlx5_rate_limit rl; |
1466cc5b YP |
500 | u16 index; |
501 | u16 refcount; | |
502 | }; | |
503 | ||
504 | struct mlx5_rl_table { | |
505 | /* protect rate limit table */ | |
506 | struct mutex rl_lock; | |
507 | u16 max_size; | |
508 | u32 max_rate; | |
509 | u32 min_rate; | |
510 | struct mlx5_rl_entry *rl_entry; | |
511 | }; | |
512 | ||
e126ba97 EC |
513 | struct mlx5_priv { |
514 | char name[MLX5_MAX_NAME_LEN]; | |
f2f3df55 | 515 | struct mlx5_eq_table *eq_table; |
e126ba97 EC |
516 | |
517 | /* pages stuff */ | |
0cf53c12 | 518 | struct mlx5_nb pg_nb; |
e126ba97 EC |
519 | struct workqueue_struct *pg_wq; |
520 | struct rb_root page_root; | |
521 | int fw_pages; | |
6aec21f6 | 522 | atomic_t reg_pages; |
bf0bf77f | 523 | struct list_head free_list; |
fc50db98 | 524 | int vfs_pages; |
591905ba | 525 | int peer_pf_pages; |
e126ba97 EC |
526 | |
527 | struct mlx5_core_health health; | |
528 | ||
e126ba97 EC |
529 | /* start: qp staff */ |
530 | struct mlx5_qp_table qp_table; | |
531 | struct dentry *qp_debugfs; | |
532 | struct dentry *eq_debugfs; | |
533 | struct dentry *cq_debugfs; | |
534 | struct dentry *cmdif_debugfs; | |
535 | /* end: qp staff */ | |
536 | ||
a606b0f6 MB |
537 | /* start: mkey staff */ |
538 | struct mlx5_mkey_table mkey_table; | |
539 | /* end: mkey staff */ | |
3bcdb17a | 540 | |
e126ba97 | 541 | /* start: alloc staff */ |
311c7c71 SM |
542 | /* protect buffer alocation according to numa node */ |
543 | struct mutex alloc_mutex; | |
544 | int numa_node; | |
545 | ||
e126ba97 EC |
546 | struct mutex pgdir_mutex; |
547 | struct list_head pgdir_list; | |
548 | /* end: alloc staff */ | |
549 | struct dentry *dbg_root; | |
550 | ||
551 | /* protect mkey key part */ | |
552 | spinlock_t mkey_lock; | |
553 | u8 mkey_key; | |
9603b61d JM |
554 | |
555 | struct list_head dev_list; | |
556 | struct list_head ctx_list; | |
557 | spinlock_t ctx_lock; | |
02039fb6 | 558 | struct mlx5_events *events; |
97834eba | 559 | |
fba53f7b | 560 | struct mlx5_flow_steering *steering; |
eeb66cdb | 561 | struct mlx5_mpfs *mpfs; |
073bb189 | 562 | struct mlx5_eswitch *eswitch; |
fc50db98 | 563 | struct mlx5_core_sriov sriov; |
7907f23a | 564 | struct mlx5_lag *lag; |
fadd59fc | 565 | struct mlx5_devcom *devcom; |
fc50db98 | 566 | unsigned long pci_dev_data; |
43a335e0 | 567 | struct mlx5_fc_stats fc_stats; |
1466cc5b | 568 | struct mlx5_rl_table rl_table; |
d4eb4cd7 | 569 | |
a6d51b68 | 570 | struct mlx5_bfreg_data bfregs; |
01187175 | 571 | struct mlx5_uars_page *uar; |
e126ba97 EC |
572 | }; |
573 | ||
89d44f0a MD |
574 | enum mlx5_device_state { |
575 | MLX5_DEVICE_STATE_UP, | |
576 | MLX5_DEVICE_STATE_INTERNAL_ERROR, | |
577 | }; | |
578 | ||
579 | enum mlx5_interface_state { | |
b3cb5388 | 580 | MLX5_INTERFACE_STATE_UP = BIT(0), |
89d44f0a MD |
581 | }; |
582 | ||
583 | enum mlx5_pci_status { | |
584 | MLX5_PCI_STATUS_DISABLED, | |
585 | MLX5_PCI_STATUS_ENABLED, | |
586 | }; | |
587 | ||
d9aaed83 AK |
588 | enum mlx5_pagefault_type_flags { |
589 | MLX5_PFAULT_REQUESTOR = 1 << 0, | |
590 | MLX5_PFAULT_WRITE = 1 << 1, | |
591 | MLX5_PFAULT_RDMA = 1 << 2, | |
592 | }; | |
593 | ||
b50d292b HHZ |
594 | struct mlx5_td { |
595 | struct list_head tirs_list; | |
596 | u32 tdn; | |
597 | }; | |
598 | ||
599 | struct mlx5e_resources { | |
b50d292b HHZ |
600 | u32 pdn; |
601 | struct mlx5_td td; | |
602 | struct mlx5_core_mkey mkey; | |
aff26157 | 603 | struct mlx5_sq_bfreg bfreg; |
b50d292b HHZ |
604 | }; |
605 | ||
52ec462e IT |
606 | #define MLX5_MAX_RESERVED_GIDS 8 |
607 | ||
608 | struct mlx5_rsvd_gids { | |
609 | unsigned int start; | |
610 | unsigned int count; | |
611 | struct ida ida; | |
612 | }; | |
613 | ||
7c39afb3 FD |
614 | #define MAX_PIN_NUM 8 |
615 | struct mlx5_pps { | |
616 | u8 pin_caps[MAX_PIN_NUM]; | |
617 | struct work_struct out_work; | |
618 | u64 start[MAX_PIN_NUM]; | |
619 | u8 enabled; | |
620 | }; | |
621 | ||
622 | struct mlx5_clock { | |
41069256 SM |
623 | struct mlx5_core_dev *mdev; |
624 | struct mlx5_nb pps_nb; | |
64109f1d | 625 | seqlock_t lock; |
7c39afb3 FD |
626 | struct cyclecounter cycles; |
627 | struct timecounter tc; | |
628 | struct hwtstamp_config hwtstamp_config; | |
629 | u32 nominal_c_mult; | |
630 | unsigned long overflow_period; | |
631 | struct delayed_work overflow_work; | |
632 | struct ptp_clock *ptp; | |
633 | struct ptp_clock_info ptp_info; | |
634 | struct mlx5_pps pps_info; | |
635 | }; | |
636 | ||
f53aaa31 | 637 | struct mlx5_fw_tracer; |
358aa5ce | 638 | struct mlx5_vxlan; |
f53aaa31 | 639 | |
e126ba97 EC |
640 | struct mlx5_core_dev { |
641 | struct pci_dev *pdev; | |
89d44f0a MD |
642 | /* sync pci state */ |
643 | struct mutex pci_status_mutex; | |
644 | enum mlx5_pci_status pci_status; | |
e126ba97 EC |
645 | u8 rev_id; |
646 | char board_id[MLX5_BOARD_ID_LEN]; | |
647 | struct mlx5_cmd cmd; | |
938fe83c | 648 | struct mlx5_port_caps port_caps[MLX5_MAX_PORTS]; |
71862561 | 649 | struct { |
701052c5 GP |
650 | u32 hca_cur[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; |
651 | u32 hca_max[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; | |
71862561 GP |
652 | u32 pcam[MLX5_ST_SZ_DW(pcam_reg)]; |
653 | u32 mcam[MLX5_ST_SZ_DW(mcam_reg)]; | |
99d3cd27 | 654 | u32 fpga[MLX5_ST_SZ_DW(fpga_cap)]; |
c02762eb | 655 | u32 qcam[MLX5_ST_SZ_DW(qcam_reg)]; |
591905ba | 656 | u8 embedded_cpu; |
71862561 | 657 | } caps; |
59c9d35e | 658 | u64 sys_image_guid; |
e126ba97 EC |
659 | phys_addr_t iseg_base; |
660 | struct mlx5_init_seg __iomem *iseg; | |
89d44f0a MD |
661 | enum mlx5_device_state state; |
662 | /* sync interface state */ | |
663 | struct mutex intf_state_mutex; | |
5fc7197d | 664 | unsigned long intf_state; |
e126ba97 EC |
665 | struct mlx5_priv priv; |
666 | struct mlx5_profile *profile; | |
667 | atomic_t num_qps; | |
f62b8bb8 | 668 | u32 issi; |
b50d292b | 669 | struct mlx5e_resources mlx5e_res; |
358aa5ce | 670 | struct mlx5_vxlan *vxlan; |
52ec462e IT |
671 | struct { |
672 | struct mlx5_rsvd_gids reserved_gids; | |
734dc065 | 673 | u32 roce_en; |
52ec462e | 674 | } roce; |
e29341fb IT |
675 | #ifdef CONFIG_MLX5_FPGA |
676 | struct mlx5_fpga_device *fpga; | |
5a7b27eb | 677 | #endif |
7c39afb3 | 678 | struct mlx5_clock clock; |
24d33d2c FD |
679 | struct mlx5_ib_clock_info *clock_info; |
680 | struct page *clock_info_page; | |
f53aaa31 | 681 | struct mlx5_fw_tracer *tracer; |
e126ba97 EC |
682 | }; |
683 | ||
684 | struct mlx5_db { | |
685 | __be32 *db; | |
686 | union { | |
687 | struct mlx5_db_pgdir *pgdir; | |
688 | struct mlx5_ib_user_db_page *user_page; | |
689 | } u; | |
690 | dma_addr_t dma; | |
691 | int index; | |
692 | }; | |
693 | ||
e126ba97 EC |
694 | enum { |
695 | MLX5_COMP_EQ_SIZE = 1024, | |
696 | }; | |
697 | ||
adb0c954 SM |
698 | enum { |
699 | MLX5_PTYS_IB = 1 << 0, | |
700 | MLX5_PTYS_EN = 1 << 2, | |
701 | }; | |
702 | ||
e126ba97 EC |
703 | typedef void (*mlx5_cmd_cbk_t)(int status, void *context); |
704 | ||
73dd3a48 MHY |
705 | enum { |
706 | MLX5_CMD_ENT_STATE_PENDING_COMP, | |
707 | }; | |
708 | ||
e126ba97 | 709 | struct mlx5_cmd_work_ent { |
73dd3a48 | 710 | unsigned long state; |
e126ba97 EC |
711 | struct mlx5_cmd_msg *in; |
712 | struct mlx5_cmd_msg *out; | |
746b5583 EC |
713 | void *uout; |
714 | int uout_size; | |
e126ba97 | 715 | mlx5_cmd_cbk_t callback; |
65ee6708 | 716 | struct delayed_work cb_timeout_work; |
e126ba97 | 717 | void *context; |
746b5583 | 718 | int idx; |
e126ba97 EC |
719 | struct completion done; |
720 | struct mlx5_cmd *cmd; | |
721 | struct work_struct work; | |
722 | struct mlx5_cmd_layout *lay; | |
723 | int ret; | |
724 | int page_queue; | |
725 | u8 status; | |
726 | u8 token; | |
14a70046 TG |
727 | u64 ts1; |
728 | u64 ts2; | |
746b5583 | 729 | u16 op; |
4525abea | 730 | bool polling; |
e126ba97 EC |
731 | }; |
732 | ||
733 | struct mlx5_pas { | |
734 | u64 pa; | |
735 | u8 log_sz; | |
736 | }; | |
737 | ||
707c4602 MD |
738 | enum phy_port_state { |
739 | MLX5_AAA_111 | |
740 | }; | |
741 | ||
742 | struct mlx5_hca_vport_context { | |
743 | u32 field_select; | |
744 | bool sm_virt_aware; | |
745 | bool has_smi; | |
746 | bool has_raw; | |
747 | enum port_state_policy policy; | |
748 | enum phy_port_state phys_state; | |
749 | enum ib_port_state vport_state; | |
750 | u8 port_physical_state; | |
751 | u64 sys_image_guid; | |
752 | u64 port_guid; | |
753 | u64 node_guid; | |
754 | u32 cap_mask1; | |
755 | u32 cap_mask1_perm; | |
4106a758 MG |
756 | u16 cap_mask2; |
757 | u16 cap_mask2_perm; | |
707c4602 MD |
758 | u16 lid; |
759 | u8 init_type_reply; /* bitmask: see ib spec 14.2.5.6 InitTypeReply */ | |
760 | u8 lmc; | |
761 | u8 subnet_timeout; | |
762 | u16 sm_lid; | |
763 | u8 sm_sl; | |
764 | u16 qkey_violation_counter; | |
765 | u16 pkey_violation_counter; | |
766 | bool grh_required; | |
767 | }; | |
768 | ||
388ca8be | 769 | static inline void *mlx5_buf_offset(struct mlx5_frag_buf *buf, int offset) |
e126ba97 | 770 | { |
388ca8be | 771 | return buf->frags->buf + offset; |
e126ba97 EC |
772 | } |
773 | ||
e126ba97 EC |
774 | #define STRUCT_FIELD(header, field) \ |
775 | .struct_offset_bytes = offsetof(struct ib_unpacked_ ## header, field), \ | |
776 | .struct_size_bytes = sizeof((struct ib_unpacked_ ## header *)0)->field | |
777 | ||
e126ba97 EC |
778 | static inline struct mlx5_core_dev *pci2mlx5_core_dev(struct pci_dev *pdev) |
779 | { | |
780 | return pci_get_drvdata(pdev); | |
781 | } | |
782 | ||
783 | extern struct dentry *mlx5_debugfs_root; | |
784 | ||
785 | static inline u16 fw_rev_maj(struct mlx5_core_dev *dev) | |
786 | { | |
787 | return ioread32be(&dev->iseg->fw_rev) & 0xffff; | |
788 | } | |
789 | ||
790 | static inline u16 fw_rev_min(struct mlx5_core_dev *dev) | |
791 | { | |
792 | return ioread32be(&dev->iseg->fw_rev) >> 16; | |
793 | } | |
794 | ||
795 | static inline u16 fw_rev_sub(struct mlx5_core_dev *dev) | |
796 | { | |
797 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) & 0xffff; | |
798 | } | |
799 | ||
800 | static inline u16 cmdif_rev(struct mlx5_core_dev *dev) | |
801 | { | |
802 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) >> 16; | |
803 | } | |
804 | ||
3bcdb17a SG |
805 | static inline u32 mlx5_base_mkey(const u32 key) |
806 | { | |
807 | return key & 0xffffff00u; | |
808 | } | |
809 | ||
4972e6fa TT |
810 | static inline void mlx5_init_fbc_offset(struct mlx5_buf_list *frags, |
811 | u8 log_stride, u8 log_sz, | |
a0903622 | 812 | u16 strides_offset, |
d7037ad7 | 813 | struct mlx5_frag_buf_ctrl *fbc) |
388ca8be | 814 | { |
4972e6fa | 815 | fbc->frags = frags; |
3a2f7033 TT |
816 | fbc->log_stride = log_stride; |
817 | fbc->log_sz = log_sz; | |
388ca8be YC |
818 | fbc->sz_m1 = (1 << fbc->log_sz) - 1; |
819 | fbc->log_frag_strides = PAGE_SHIFT - fbc->log_stride; | |
820 | fbc->frag_sz_m1 = (1 << fbc->log_frag_strides) - 1; | |
d7037ad7 TT |
821 | fbc->strides_offset = strides_offset; |
822 | } | |
823 | ||
4972e6fa TT |
824 | static inline void mlx5_init_fbc(struct mlx5_buf_list *frags, |
825 | u8 log_stride, u8 log_sz, | |
d7037ad7 TT |
826 | struct mlx5_frag_buf_ctrl *fbc) |
827 | { | |
4972e6fa | 828 | mlx5_init_fbc_offset(frags, log_stride, log_sz, 0, fbc); |
3a2f7033 TT |
829 | } |
830 | ||
388ca8be YC |
831 | static inline void *mlx5_frag_buf_get_wqe(struct mlx5_frag_buf_ctrl *fbc, |
832 | u32 ix) | |
833 | { | |
d7037ad7 TT |
834 | unsigned int frag; |
835 | ||
836 | ix += fbc->strides_offset; | |
837 | frag = ix >> fbc->log_frag_strides; | |
388ca8be | 838 | |
4972e6fa | 839 | return fbc->frags[frag].buf + ((fbc->frag_sz_m1 & ix) << fbc->log_stride); |
388ca8be YC |
840 | } |
841 | ||
37fdffb2 TT |
842 | static inline u32 |
843 | mlx5_frag_buf_get_idx_last_contig_stride(struct mlx5_frag_buf_ctrl *fbc, u32 ix) | |
844 | { | |
845 | u32 last_frag_stride_idx = (ix + fbc->strides_offset) | fbc->frag_sz_m1; | |
846 | ||
847 | return min_t(u32, last_frag_stride_idx - fbc->strides_offset, fbc->sz_m1); | |
848 | } | |
849 | ||
e126ba97 EC |
850 | int mlx5_cmd_init(struct mlx5_core_dev *dev); |
851 | void mlx5_cmd_cleanup(struct mlx5_core_dev *dev); | |
852 | void mlx5_cmd_use_events(struct mlx5_core_dev *dev); | |
853 | void mlx5_cmd_use_polling(struct mlx5_core_dev *dev); | |
c4f287c4 | 854 | |
e355477e JG |
855 | struct mlx5_async_ctx { |
856 | struct mlx5_core_dev *dev; | |
857 | atomic_t num_inflight; | |
858 | struct wait_queue_head wait; | |
859 | }; | |
860 | ||
861 | struct mlx5_async_work; | |
862 | ||
863 | typedef void (*mlx5_async_cbk_t)(int status, struct mlx5_async_work *context); | |
864 | ||
865 | struct mlx5_async_work { | |
866 | struct mlx5_async_ctx *ctx; | |
867 | mlx5_async_cbk_t user_callback; | |
868 | }; | |
869 | ||
870 | void mlx5_cmd_init_async_ctx(struct mlx5_core_dev *dev, | |
871 | struct mlx5_async_ctx *ctx); | |
872 | void mlx5_cmd_cleanup_async_ctx(struct mlx5_async_ctx *ctx); | |
873 | int mlx5_cmd_exec_cb(struct mlx5_async_ctx *ctx, void *in, int in_size, | |
874 | void *out, int out_size, mlx5_async_cbk_t callback, | |
875 | struct mlx5_async_work *work); | |
876 | ||
e126ba97 EC |
877 | int mlx5_cmd_exec(struct mlx5_core_dev *dev, void *in, int in_size, void *out, |
878 | int out_size); | |
4525abea MD |
879 | int mlx5_cmd_exec_polling(struct mlx5_core_dev *dev, void *in, int in_size, |
880 | void *out, int out_size); | |
c4f287c4 SM |
881 | void mlx5_cmd_mbox_status(void *out, u8 *status, u32 *syndrome); |
882 | ||
883 | int mlx5_core_get_caps(struct mlx5_core_dev *dev, enum mlx5_cap_type cap_type); | |
e126ba97 EC |
884 | int mlx5_cmd_alloc_uar(struct mlx5_core_dev *dev, u32 *uarn); |
885 | int mlx5_cmd_free_uar(struct mlx5_core_dev *dev, u32 uarn); | |
52c368dc | 886 | void mlx5_health_flush(struct mlx5_core_dev *dev); |
ac6ea6e8 EC |
887 | void mlx5_health_cleanup(struct mlx5_core_dev *dev); |
888 | int mlx5_health_init(struct mlx5_core_dev *dev); | |
e126ba97 | 889 | void mlx5_start_health_poll(struct mlx5_core_dev *dev); |
76d5581c | 890 | void mlx5_stop_health_poll(struct mlx5_core_dev *dev, bool disable_health); |
05ac2c0b | 891 | void mlx5_drain_health_wq(struct mlx5_core_dev *dev); |
0179720d | 892 | void mlx5_trigger_health_work(struct mlx5_core_dev *dev); |
2a0165a0 | 893 | void mlx5_drain_health_recovery(struct mlx5_core_dev *dev); |
311c7c71 | 894 | int mlx5_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
388ca8be YC |
895 | struct mlx5_frag_buf *buf, int node); |
896 | int mlx5_buf_alloc(struct mlx5_core_dev *dev, | |
897 | int size, struct mlx5_frag_buf *buf); | |
898 | void mlx5_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
1c1b5228 TT |
899 | int mlx5_frag_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
900 | struct mlx5_frag_buf *buf, int node); | |
901 | void mlx5_frag_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
e126ba97 EC |
902 | struct mlx5_cmd_mailbox *mlx5_alloc_cmd_mailbox_chain(struct mlx5_core_dev *dev, |
903 | gfp_t flags, int npages); | |
904 | void mlx5_free_cmd_mailbox_chain(struct mlx5_core_dev *dev, | |
905 | struct mlx5_cmd_mailbox *head); | |
a606b0f6 MB |
906 | void mlx5_init_mkey_table(struct mlx5_core_dev *dev); |
907 | void mlx5_cleanup_mkey_table(struct mlx5_core_dev *dev); | |
ec22eb53 SM |
908 | int mlx5_core_create_mkey_cb(struct mlx5_core_dev *dev, |
909 | struct mlx5_core_mkey *mkey, | |
e355477e JG |
910 | struct mlx5_async_ctx *async_ctx, u32 *in, |
911 | int inlen, u32 *out, int outlen, | |
912 | mlx5_async_cbk_t callback, | |
913 | struct mlx5_async_work *context); | |
a606b0f6 MB |
914 | int mlx5_core_create_mkey(struct mlx5_core_dev *dev, |
915 | struct mlx5_core_mkey *mkey, | |
ec22eb53 | 916 | u32 *in, int inlen); |
a606b0f6 MB |
917 | int mlx5_core_destroy_mkey(struct mlx5_core_dev *dev, |
918 | struct mlx5_core_mkey *mkey); | |
919 | int mlx5_core_query_mkey(struct mlx5_core_dev *dev, struct mlx5_core_mkey *mkey, | |
ec22eb53 | 920 | u32 *out, int outlen); |
e126ba97 EC |
921 | int mlx5_core_alloc_pd(struct mlx5_core_dev *dev, u32 *pdn); |
922 | int mlx5_core_dealloc_pd(struct mlx5_core_dev *dev, u32 pdn); | |
0cf53c12 | 923 | int mlx5_pagealloc_init(struct mlx5_core_dev *dev); |
e126ba97 | 924 | void mlx5_pagealloc_cleanup(struct mlx5_core_dev *dev); |
0cf53c12 | 925 | void mlx5_pagealloc_start(struct mlx5_core_dev *dev); |
e126ba97 EC |
926 | void mlx5_pagealloc_stop(struct mlx5_core_dev *dev); |
927 | void mlx5_core_req_pages_handler(struct mlx5_core_dev *dev, u16 func_id, | |
591905ba | 928 | s32 npages, bool ec_function); |
cd23b14b | 929 | int mlx5_satisfy_startup_pages(struct mlx5_core_dev *dev, int boot); |
e126ba97 EC |
930 | int mlx5_reclaim_startup_pages(struct mlx5_core_dev *dev); |
931 | void mlx5_register_debugfs(void); | |
932 | void mlx5_unregister_debugfs(void); | |
388ca8be YC |
933 | |
934 | void mlx5_fill_page_array(struct mlx5_frag_buf *buf, __be64 *pas); | |
1c1b5228 | 935 | void mlx5_fill_page_frag_array(struct mlx5_frag_buf *frag_buf, __be64 *pas); |
0b6e26ce DT |
936 | int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, |
937 | unsigned int *irqn); | |
e126ba97 EC |
938 | int mlx5_core_attach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); |
939 | int mlx5_core_detach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); | |
940 | ||
941 | int mlx5_qp_debugfs_init(struct mlx5_core_dev *dev); | |
942 | void mlx5_qp_debugfs_cleanup(struct mlx5_core_dev *dev); | |
943 | int mlx5_core_access_reg(struct mlx5_core_dev *dev, void *data_in, | |
944 | int size_in, void *data_out, int size_out, | |
945 | u16 reg_num, int arg, int write); | |
adb0c954 | 946 | |
e126ba97 | 947 | int mlx5_db_alloc(struct mlx5_core_dev *dev, struct mlx5_db *db); |
311c7c71 SM |
948 | int mlx5_db_alloc_node(struct mlx5_core_dev *dev, struct mlx5_db *db, |
949 | int node); | |
e126ba97 EC |
950 | void mlx5_db_free(struct mlx5_core_dev *dev, struct mlx5_db *db); |
951 | ||
e126ba97 EC |
952 | const char *mlx5_command_str(int command); |
953 | int mlx5_cmdif_debugfs_init(struct mlx5_core_dev *dev); | |
954 | void mlx5_cmdif_debugfs_cleanup(struct mlx5_core_dev *dev); | |
3121e3c4 SG |
955 | int mlx5_core_create_psv(struct mlx5_core_dev *dev, u32 pdn, |
956 | int npsvs, u32 *sig_index); | |
957 | int mlx5_core_destroy_psv(struct mlx5_core_dev *dev, int psv_num); | |
5903325a | 958 | void mlx5_core_put_rsc(struct mlx5_core_rsc_common *common); |
e420f0c0 HE |
959 | int mlx5_query_odp_caps(struct mlx5_core_dev *dev, |
960 | struct mlx5_odp_caps *odp_caps); | |
1c64bf6f MY |
961 | int mlx5_core_query_ib_ppcnt(struct mlx5_core_dev *dev, |
962 | u8 port_num, void *out, size_t sz); | |
d9aaed83 AK |
963 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
964 | int mlx5_core_page_fault_resume(struct mlx5_core_dev *dev, u32 token, | |
965 | u32 wq_num, u8 type, int error); | |
966 | #endif | |
e126ba97 | 967 | |
1466cc5b YP |
968 | int mlx5_init_rl_table(struct mlx5_core_dev *dev); |
969 | void mlx5_cleanup_rl_table(struct mlx5_core_dev *dev); | |
05d3ac97 BW |
970 | int mlx5_rl_add_rate(struct mlx5_core_dev *dev, u16 *index, |
971 | struct mlx5_rate_limit *rl); | |
972 | void mlx5_rl_remove_rate(struct mlx5_core_dev *dev, struct mlx5_rate_limit *rl); | |
1466cc5b | 973 | bool mlx5_rl_is_in_range(struct mlx5_core_dev *dev, u32 rate); |
05d3ac97 BW |
974 | bool mlx5_rl_are_equal(struct mlx5_rate_limit *rl_0, |
975 | struct mlx5_rate_limit *rl_1); | |
a6d51b68 EC |
976 | int mlx5_alloc_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg, |
977 | bool map_wc, bool fast_path); | |
978 | void mlx5_free_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg); | |
1466cc5b | 979 | |
f2f3df55 SM |
980 | unsigned int mlx5_comp_vectors_count(struct mlx5_core_dev *dev); |
981 | struct cpumask * | |
982 | mlx5_comp_irq_get_affinity_mask(struct mlx5_core_dev *dev, int vector); | |
52ec462e IT |
983 | unsigned int mlx5_core_reserved_gids_count(struct mlx5_core_dev *dev); |
984 | int mlx5_core_roce_gid_set(struct mlx5_core_dev *dev, unsigned int index, | |
985 | u8 roce_version, u8 roce_l3_type, const u8 *gid, | |
cfe4e37f | 986 | const u8 *mac, bool vlan, u16 vlan_id, u8 port_num); |
52ec462e | 987 | |
e3297246 EC |
988 | static inline int fw_initializing(struct mlx5_core_dev *dev) |
989 | { | |
990 | return ioread32be(&dev->iseg->initializing) >> 31; | |
991 | } | |
992 | ||
e126ba97 EC |
993 | static inline u32 mlx5_mkey_to_idx(u32 mkey) |
994 | { | |
995 | return mkey >> 8; | |
996 | } | |
997 | ||
998 | static inline u32 mlx5_idx_to_mkey(u32 mkey_idx) | |
999 | { | |
1000 | return mkey_idx << 8; | |
1001 | } | |
1002 | ||
746b5583 EC |
1003 | static inline u8 mlx5_mkey_variant(u32 mkey) |
1004 | { | |
1005 | return mkey & 0xff; | |
1006 | } | |
1007 | ||
e126ba97 EC |
1008 | enum { |
1009 | MLX5_PROF_MASK_QP_SIZE = (u64)1 << 0, | |
c1868b82 | 1010 | MLX5_PROF_MASK_MR_CACHE = (u64)1 << 1, |
e126ba97 EC |
1011 | }; |
1012 | ||
1013 | enum { | |
8b7ff7f3 | 1014 | MR_CACHE_LAST_STD_ENTRY = 20, |
81713d37 AK |
1015 | MLX5_IMR_MTT_CACHE_ENTRY, |
1016 | MLX5_IMR_KSM_CACHE_ENTRY, | |
49780d42 | 1017 | MAX_MR_CACHE_ENTRIES |
e126ba97 EC |
1018 | }; |
1019 | ||
64613d94 SM |
1020 | enum { |
1021 | MLX5_INTERFACE_PROTOCOL_IB = 0, | |
1022 | MLX5_INTERFACE_PROTOCOL_ETH = 1, | |
1023 | }; | |
1024 | ||
9603b61d JM |
1025 | struct mlx5_interface { |
1026 | void * (*add)(struct mlx5_core_dev *dev); | |
1027 | void (*remove)(struct mlx5_core_dev *dev, void *context); | |
737a234b MHY |
1028 | int (*attach)(struct mlx5_core_dev *dev, void *context); |
1029 | void (*detach)(struct mlx5_core_dev *dev, void *context); | |
64613d94 | 1030 | int protocol; |
9603b61d JM |
1031 | struct list_head list; |
1032 | }; | |
1033 | ||
1034 | int mlx5_register_interface(struct mlx5_interface *intf); | |
1035 | void mlx5_unregister_interface(struct mlx5_interface *intf); | |
20902be4 SM |
1036 | int mlx5_notifier_register(struct mlx5_core_dev *dev, struct notifier_block *nb); |
1037 | int mlx5_notifier_unregister(struct mlx5_core_dev *dev, struct notifier_block *nb); | |
1038 | ||
211e6c80 | 1039 | int mlx5_core_query_vendor_id(struct mlx5_core_dev *mdev, u32 *vendor_id); |
9603b61d | 1040 | |
3bc34f3b AH |
1041 | int mlx5_cmd_create_vport_lag(struct mlx5_core_dev *dev); |
1042 | int mlx5_cmd_destroy_vport_lag(struct mlx5_core_dev *dev); | |
7c34ec19 AH |
1043 | bool mlx5_lag_is_roce(struct mlx5_core_dev *dev); |
1044 | bool mlx5_lag_is_sriov(struct mlx5_core_dev *dev); | |
7907f23a | 1045 | bool mlx5_lag_is_active(struct mlx5_core_dev *dev); |
6a32047a | 1046 | struct net_device *mlx5_lag_get_roce_netdev(struct mlx5_core_dev *dev); |
71a0ff65 MD |
1047 | int mlx5_lag_query_cong_counters(struct mlx5_core_dev *dev, |
1048 | u64 *values, | |
1049 | int num_counters, | |
1050 | size_t *offsets); | |
01187175 EC |
1051 | struct mlx5_uars_page *mlx5_get_uars_page(struct mlx5_core_dev *mdev); |
1052 | void mlx5_put_uars_page(struct mlx5_core_dev *mdev, struct mlx5_uars_page *up); | |
7907f23a | 1053 | |
f6a8a19b | 1054 | #ifdef CONFIG_MLX5_CORE_IPOIB |
693dfd5a ES |
1055 | struct net_device *mlx5_rdma_netdev_alloc(struct mlx5_core_dev *mdev, |
1056 | struct ib_device *ibdev, | |
1057 | const char *name, | |
1058 | void (*setup)(struct net_device *)); | |
693dfd5a | 1059 | #endif /* CONFIG_MLX5_CORE_IPOIB */ |
f6a8a19b DD |
1060 | int mlx5_rdma_rn_get_params(struct mlx5_core_dev *mdev, |
1061 | struct ib_device *device, | |
1062 | struct rdma_netdev_alloc_params *params); | |
693dfd5a | 1063 | |
e126ba97 EC |
1064 | struct mlx5_profile { |
1065 | u64 mask; | |
f241e749 | 1066 | u8 log_max_qp; |
e126ba97 EC |
1067 | struct { |
1068 | int size; | |
1069 | int limit; | |
1070 | } mr_cache[MAX_MR_CACHE_ENTRIES]; | |
1071 | }; | |
1072 | ||
fc50db98 EC |
1073 | enum { |
1074 | MLX5_PCI_DEV_IS_VF = 1 << 0, | |
1075 | }; | |
1076 | ||
1077 | static inline int mlx5_core_is_pf(struct mlx5_core_dev *dev) | |
1078 | { | |
1079 | return !(dev->priv.pci_dev_data & MLX5_PCI_DEV_IS_VF); | |
1080 | } | |
1081 | ||
591905ba BW |
1082 | static inline bool mlx5_core_is_ecpf(struct mlx5_core_dev *dev) |
1083 | { | |
1084 | return dev->caps.embedded_cpu; | |
1085 | } | |
1086 | ||
7f0d11c7 BW |
1087 | static inline bool mlx5_core_is_ecpf_esw_manager(struct mlx5_core_dev *dev) |
1088 | { | |
1089 | return dev->caps.embedded_cpu && MLX5_CAP_GEN(dev, eswitch_manager); | |
1090 | } | |
1091 | ||
feb39369 BW |
1092 | #define MLX5_HOST_PF_MAX_VFS (127u) |
1093 | static inline u16 mlx5_core_max_vfs(struct mlx5_core_dev *dev) | |
1094 | { | |
1095 | if (mlx5_core_is_ecpf_esw_manager(dev)) | |
1096 | return MLX5_HOST_PF_MAX_VFS; | |
1097 | else | |
1098 | return pci_sriov_get_totalvfs(dev->pdev); | |
1099 | } | |
1100 | ||
707c4602 MD |
1101 | static inline int mlx5_get_gid_table_len(u16 param) |
1102 | { | |
1103 | if (param > 4) { | |
1104 | pr_warn("gid table length is zero\n"); | |
1105 | return 0; | |
1106 | } | |
1107 | ||
1108 | return 8 * (1 << param); | |
1109 | } | |
1110 | ||
1466cc5b YP |
1111 | static inline bool mlx5_rl_is_supported(struct mlx5_core_dev *dev) |
1112 | { | |
1113 | return !!(dev->priv.rl_table.max_size); | |
1114 | } | |
1115 | ||
32f69e4b DJ |
1116 | static inline int mlx5_core_is_mp_slave(struct mlx5_core_dev *dev) |
1117 | { | |
1118 | return MLX5_CAP_GEN(dev, affiliate_nic_vport_criteria) && | |
1119 | MLX5_CAP_GEN(dev, num_vhca_ports) <= 1; | |
1120 | } | |
1121 | ||
1122 | static inline int mlx5_core_is_mp_master(struct mlx5_core_dev *dev) | |
1123 | { | |
1124 | return MLX5_CAP_GEN(dev, num_vhca_ports) > 1; | |
1125 | } | |
1126 | ||
1127 | static inline int mlx5_core_mp_enabled(struct mlx5_core_dev *dev) | |
1128 | { | |
1129 | return mlx5_core_is_mp_slave(dev) || | |
1130 | mlx5_core_is_mp_master(dev); | |
1131 | } | |
1132 | ||
7fd8aefb DJ |
1133 | static inline int mlx5_core_native_port_num(struct mlx5_core_dev *dev) |
1134 | { | |
32f69e4b DJ |
1135 | if (!mlx5_core_mp_enabled(dev)) |
1136 | return 1; | |
1137 | ||
1138 | return MLX5_CAP_GEN(dev, native_port_num); | |
7fd8aefb DJ |
1139 | } |
1140 | ||
020446e0 EC |
1141 | enum { |
1142 | MLX5_TRIGGERED_CMD_COMP = (u64)1 << 32, | |
1143 | }; | |
1144 | ||
e126ba97 | 1145 | #endif /* MLX5_DRIVER_H */ |