Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_DRIVER_H | |
34 | #define MLX5_DRIVER_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/completion.h> | |
38 | #include <linux/pci.h> | |
05e0cc84 | 39 | #include <linux/irq.h> |
e126ba97 EC |
40 | #include <linux/spinlock_types.h> |
41 | #include <linux/semaphore.h> | |
6ecde51d | 42 | #include <linux/slab.h> |
e126ba97 | 43 | #include <linux/vmalloc.h> |
792c4e9d | 44 | #include <linux/xarray.h> |
43a335e0 | 45 | #include <linux/workqueue.h> |
d9aaed83 | 46 | #include <linux/mempool.h> |
94c6825e | 47 | #include <linux/interrupt.h> |
52ec462e | 48 | #include <linux/idr.h> |
20902be4 | 49 | #include <linux/notifier.h> |
94f3e14e | 50 | #include <linux/refcount.h> |
6ecde51d | 51 | |
e126ba97 EC |
52 | #include <linux/mlx5/device.h> |
53 | #include <linux/mlx5/doorbell.h> | |
41069256 | 54 | #include <linux/mlx5/eq.h> |
7c39afb3 FD |
55 | #include <linux/timecounter.h> |
56 | #include <linux/ptp_clock_kernel.h> | |
1e34f3ef | 57 | #include <net/devlink.h> |
e126ba97 EC |
58 | |
59 | enum { | |
60 | MLX5_BOARD_ID_LEN = 64, | |
e126ba97 EC |
61 | }; |
62 | ||
63 | enum { | |
64 | /* one minute for the sake of bringup. Generally, commands must always | |
65 | * complete and we may need to increase this timeout value | |
66 | */ | |
6b6c07bd | 67 | MLX5_CMD_TIMEOUT_MSEC = 60 * 1000, |
e126ba97 EC |
68 | MLX5_CMD_WQ_MAX_NAME = 32, |
69 | }; | |
70 | ||
71 | enum { | |
72 | CMD_OWNER_SW = 0x0, | |
73 | CMD_OWNER_HW = 0x1, | |
74 | CMD_STATUS_SUCCESS = 0, | |
75 | }; | |
76 | ||
77 | enum mlx5_sqp_t { | |
78 | MLX5_SQP_SMI = 0, | |
79 | MLX5_SQP_GSI = 1, | |
80 | MLX5_SQP_IEEE_1588 = 2, | |
81 | MLX5_SQP_SNIFFER = 3, | |
82 | MLX5_SQP_SYNC_UMR = 4, | |
83 | }; | |
84 | ||
85 | enum { | |
86 | MLX5_MAX_PORTS = 2, | |
87 | }; | |
88 | ||
e126ba97 | 89 | enum { |
a60109dc YC |
90 | MLX5_ATOMIC_MODE_OFFSET = 16, |
91 | MLX5_ATOMIC_MODE_IB_COMP = 1, | |
92 | MLX5_ATOMIC_MODE_CX = 2, | |
93 | MLX5_ATOMIC_MODE_8B = 3, | |
94 | MLX5_ATOMIC_MODE_16B = 4, | |
95 | MLX5_ATOMIC_MODE_32B = 5, | |
96 | MLX5_ATOMIC_MODE_64B = 6, | |
97 | MLX5_ATOMIC_MODE_128B = 7, | |
98 | MLX5_ATOMIC_MODE_256B = 8, | |
e126ba97 EC |
99 | }; |
100 | ||
e126ba97 | 101 | enum { |
415a64aa | 102 | MLX5_REG_QPTS = 0x4002, |
4f3961ee SM |
103 | MLX5_REG_QETCR = 0x4005, |
104 | MLX5_REG_QTCT = 0x400a, | |
415a64aa | 105 | MLX5_REG_QPDPM = 0x4013, |
c02762eb | 106 | MLX5_REG_QCAM = 0x4019, |
341c5ee2 HN |
107 | MLX5_REG_DCBX_PARAM = 0x4020, |
108 | MLX5_REG_DCBX_APP = 0x4021, | |
e29341fb IT |
109 | MLX5_REG_FPGA_CAP = 0x4022, |
110 | MLX5_REG_FPGA_CTRL = 0x4023, | |
a9956d35 | 111 | MLX5_REG_FPGA_ACCESS_REG = 0x4024, |
0b9055a1 | 112 | MLX5_REG_CORE_DUMP = 0x402e, |
e126ba97 EC |
113 | MLX5_REG_PCAP = 0x5001, |
114 | MLX5_REG_PMTU = 0x5003, | |
115 | MLX5_REG_PTYS = 0x5004, | |
116 | MLX5_REG_PAOS = 0x5006, | |
3c2d18ef | 117 | MLX5_REG_PFCC = 0x5007, |
efea389d | 118 | MLX5_REG_PPCNT = 0x5008, |
50b4a3c2 HN |
119 | MLX5_REG_PPTB = 0x500b, |
120 | MLX5_REG_PBMC = 0x500c, | |
e126ba97 EC |
121 | MLX5_REG_PMAOS = 0x5012, |
122 | MLX5_REG_PUDE = 0x5009, | |
123 | MLX5_REG_PMPE = 0x5010, | |
124 | MLX5_REG_PELC = 0x500e, | |
a124d13e | 125 | MLX5_REG_PVLC = 0x500f, |
94cb1ebb | 126 | MLX5_REG_PCMR = 0x5041, |
bb64143e | 127 | MLX5_REG_PMLP = 0x5002, |
4b5b9c7d | 128 | MLX5_REG_PPLM = 0x5023, |
cfdcbcea | 129 | MLX5_REG_PCAM = 0x507f, |
e126ba97 EC |
130 | MLX5_REG_NODE_DESC = 0x6001, |
131 | MLX5_REG_HOST_ENDIANNESS = 0x7004, | |
bb64143e | 132 | MLX5_REG_MCIA = 0x9014, |
da54d24e | 133 | MLX5_REG_MLCR = 0x902b, |
eff8ea8f FD |
134 | MLX5_REG_MTRC_CAP = 0x9040, |
135 | MLX5_REG_MTRC_CONF = 0x9041, | |
136 | MLX5_REG_MTRC_STDB = 0x9042, | |
137 | MLX5_REG_MTRC_CTRL = 0x9043, | |
4039049b | 138 | MLX5_REG_MPEIN = 0x9050, |
8ed1a630 | 139 | MLX5_REG_MPCNT = 0x9051, |
f9a1ef72 EE |
140 | MLX5_REG_MTPPS = 0x9053, |
141 | MLX5_REG_MTPPSE = 0x9054, | |
5e022dd3 | 142 | MLX5_REG_MPEGC = 0x9056, |
a82e0b5b | 143 | MLX5_REG_MCQS = 0x9060, |
47176289 OG |
144 | MLX5_REG_MCQI = 0x9061, |
145 | MLX5_REG_MCC = 0x9062, | |
146 | MLX5_REG_MCDA = 0x9063, | |
cfdcbcea | 147 | MLX5_REG_MCAM = 0x907f, |
bab58ba1 | 148 | MLX5_REG_MIRC = 0x9162, |
609b8272 | 149 | MLX5_REG_RESOURCE_DUMP = 0xC000, |
e126ba97 EC |
150 | }; |
151 | ||
415a64aa HN |
152 | enum mlx5_qpts_trust_state { |
153 | MLX5_QPTS_TRUST_PCP = 1, | |
154 | MLX5_QPTS_TRUST_DSCP = 2, | |
155 | }; | |
156 | ||
341c5ee2 HN |
157 | enum mlx5_dcbx_oper_mode { |
158 | MLX5E_DCBX_PARAM_VER_OPER_HOST = 0x0, | |
159 | MLX5E_DCBX_PARAM_VER_OPER_AUTO = 0x3, | |
160 | }; | |
161 | ||
da7525d2 EBE |
162 | enum { |
163 | MLX5_ATOMIC_OPS_CMP_SWAP = 1 << 0, | |
164 | MLX5_ATOMIC_OPS_FETCH_ADD = 1 << 1, | |
a60109dc YC |
165 | MLX5_ATOMIC_OPS_EXTENDED_CMP_SWAP = 1 << 2, |
166 | MLX5_ATOMIC_OPS_EXTENDED_FETCH_ADD = 1 << 3, | |
da7525d2 EBE |
167 | }; |
168 | ||
e420f0c0 HE |
169 | enum mlx5_page_fault_resume_flags { |
170 | MLX5_PAGE_FAULT_RESUME_REQUESTOR = 1 << 0, | |
171 | MLX5_PAGE_FAULT_RESUME_WRITE = 1 << 1, | |
172 | MLX5_PAGE_FAULT_RESUME_RDMA = 1 << 2, | |
173 | MLX5_PAGE_FAULT_RESUME_ERROR = 1 << 7, | |
174 | }; | |
175 | ||
e126ba97 EC |
176 | enum dbg_rsc_type { |
177 | MLX5_DBG_RSC_QP, | |
178 | MLX5_DBG_RSC_EQ, | |
179 | MLX5_DBG_RSC_CQ, | |
180 | }; | |
181 | ||
7ecf6d8f BW |
182 | enum port_state_policy { |
183 | MLX5_POLICY_DOWN = 0, | |
184 | MLX5_POLICY_UP = 1, | |
185 | MLX5_POLICY_FOLLOW = 2, | |
186 | MLX5_POLICY_INVALID = 0xffffffff | |
187 | }; | |
188 | ||
386e75af HN |
189 | enum mlx5_coredev_type { |
190 | MLX5_COREDEV_PF, | |
191 | MLX5_COREDEV_VF | |
192 | }; | |
193 | ||
e126ba97 | 194 | struct mlx5_field_desc { |
e126ba97 EC |
195 | int i; |
196 | }; | |
197 | ||
198 | struct mlx5_rsc_debug { | |
199 | struct mlx5_core_dev *dev; | |
200 | void *object; | |
201 | enum dbg_rsc_type type; | |
202 | struct dentry *root; | |
203 | struct mlx5_field_desc fields[0]; | |
204 | }; | |
205 | ||
206 | enum mlx5_dev_event { | |
58d180b3 | 207 | MLX5_DEV_EVENT_SYS_ERROR = 128, /* 0 - 127 are FW events */ |
6997b1c9 | 208 | MLX5_DEV_EVENT_PORT_AFFINITY = 129, |
e126ba97 EC |
209 | }; |
210 | ||
4c916a79 | 211 | enum mlx5_port_status { |
6fa1bcab AS |
212 | MLX5_PORT_UP = 1, |
213 | MLX5_PORT_DOWN = 2, | |
4c916a79 RS |
214 | }; |
215 | ||
2f5ff264 | 216 | struct mlx5_bfreg_info { |
b037c29a | 217 | u32 *sys_pages; |
2f5ff264 | 218 | int num_low_latency_bfregs; |
e126ba97 | 219 | unsigned int *count; |
e126ba97 EC |
220 | |
221 | /* | |
2f5ff264 | 222 | * protect bfreg allocation data structs |
e126ba97 EC |
223 | */ |
224 | struct mutex lock; | |
78c0f98c | 225 | u32 ver; |
b037c29a EC |
226 | bool lib_uar_4k; |
227 | u32 num_sys_pages; | |
31a78a5a YH |
228 | u32 num_static_sys_pages; |
229 | u32 total_num_bfregs; | |
230 | u32 num_dyn_bfregs; | |
e126ba97 EC |
231 | }; |
232 | ||
233 | struct mlx5_cmd_first { | |
234 | __be32 data[4]; | |
235 | }; | |
236 | ||
237 | struct mlx5_cmd_msg { | |
238 | struct list_head list; | |
0ac3ea70 | 239 | struct cmd_msg_cache *parent; |
e126ba97 EC |
240 | u32 len; |
241 | struct mlx5_cmd_first first; | |
242 | struct mlx5_cmd_mailbox *next; | |
243 | }; | |
244 | ||
245 | struct mlx5_cmd_debug { | |
246 | struct dentry *dbg_root; | |
e126ba97 EC |
247 | void *in_msg; |
248 | void *out_msg; | |
249 | u8 status; | |
250 | u16 inlen; | |
251 | u16 outlen; | |
252 | }; | |
253 | ||
0ac3ea70 | 254 | struct cmd_msg_cache { |
e126ba97 EC |
255 | /* protect block chain allocations |
256 | */ | |
257 | spinlock_t lock; | |
258 | struct list_head head; | |
0ac3ea70 MHY |
259 | unsigned int max_inbox_size; |
260 | unsigned int num_ent; | |
e126ba97 EC |
261 | }; |
262 | ||
0ac3ea70 MHY |
263 | enum { |
264 | MLX5_NUM_COMMAND_CACHES = 5, | |
e126ba97 EC |
265 | }; |
266 | ||
267 | struct mlx5_cmd_stats { | |
268 | u64 sum; | |
269 | u64 n; | |
270 | struct dentry *root; | |
e126ba97 EC |
271 | /* protect command average calculations */ |
272 | spinlock_t lock; | |
273 | }; | |
274 | ||
275 | struct mlx5_cmd { | |
71edc69c SM |
276 | struct mlx5_nb nb; |
277 | ||
64599cca EC |
278 | void *cmd_alloc_buf; |
279 | dma_addr_t alloc_dma; | |
280 | int alloc_size; | |
e126ba97 EC |
281 | void *cmd_buf; |
282 | dma_addr_t dma; | |
283 | u16 cmdif_rev; | |
284 | u8 log_sz; | |
285 | u8 log_stride; | |
286 | int max_reg_cmds; | |
287 | int events; | |
288 | u32 __iomem *vector; | |
289 | ||
290 | /* protect command queue allocations | |
291 | */ | |
292 | spinlock_t alloc_lock; | |
293 | ||
294 | /* protect token allocations | |
295 | */ | |
296 | spinlock_t token_lock; | |
297 | u8 token; | |
298 | unsigned long bitmask; | |
299 | char wq_name[MLX5_CMD_WQ_MAX_NAME]; | |
300 | struct workqueue_struct *wq; | |
301 | struct semaphore sem; | |
302 | struct semaphore pages_sem; | |
303 | int mode; | |
304 | struct mlx5_cmd_work_ent *ent_arr[MLX5_MAX_COMMANDS]; | |
18c90df9 | 305 | struct dma_pool *pool; |
e126ba97 | 306 | struct mlx5_cmd_debug dbg; |
0ac3ea70 | 307 | struct cmd_msg_cache cache[MLX5_NUM_COMMAND_CACHES]; |
e126ba97 EC |
308 | int checksum_disabled; |
309 | struct mlx5_cmd_stats stats[MLX5_CMD_OP_MAX]; | |
310 | }; | |
311 | ||
312 | struct mlx5_port_caps { | |
313 | int gid_table_len; | |
314 | int pkey_table_len; | |
938fe83c | 315 | u8 ext_port_cap; |
c43f1112 | 316 | bool has_smi; |
e126ba97 EC |
317 | }; |
318 | ||
319 | struct mlx5_cmd_mailbox { | |
320 | void *buf; | |
321 | dma_addr_t dma; | |
322 | struct mlx5_cmd_mailbox *next; | |
323 | }; | |
324 | ||
325 | struct mlx5_buf_list { | |
326 | void *buf; | |
327 | dma_addr_t map; | |
328 | }; | |
329 | ||
1c1b5228 TT |
330 | struct mlx5_frag_buf { |
331 | struct mlx5_buf_list *frags; | |
332 | int npages; | |
333 | int size; | |
334 | u8 page_shift; | |
335 | }; | |
336 | ||
388ca8be | 337 | struct mlx5_frag_buf_ctrl { |
4972e6fa | 338 | struct mlx5_buf_list *frags; |
388ca8be | 339 | u32 sz_m1; |
8d71e818 | 340 | u16 frag_sz_m1; |
a0903622 | 341 | u16 strides_offset; |
388ca8be YC |
342 | u8 log_sz; |
343 | u8 log_stride; | |
344 | u8 log_frag_strides; | |
345 | }; | |
346 | ||
3121e3c4 SG |
347 | struct mlx5_core_psv { |
348 | u32 psv_idx; | |
349 | struct psv_layout { | |
350 | u32 pd; | |
351 | u16 syndrome; | |
352 | u16 reserved; | |
353 | u16 bg; | |
354 | u16 app_tag; | |
355 | u32 ref_tag; | |
356 | } psv; | |
357 | }; | |
358 | ||
359 | struct mlx5_core_sig_ctx { | |
360 | struct mlx5_core_psv psv_memory; | |
361 | struct mlx5_core_psv psv_wire; | |
d5436ba0 SG |
362 | struct ib_sig_err err_item; |
363 | bool sig_status_checked; | |
364 | bool sig_err_exists; | |
365 | u32 sigerr_count; | |
3121e3c4 | 366 | }; |
e126ba97 | 367 | |
aa8e08d2 AK |
368 | enum { |
369 | MLX5_MKEY_MR = 1, | |
370 | MLX5_MKEY_MW, | |
534fd7aa | 371 | MLX5_MKEY_INDIRECT_DEVX, |
aa8e08d2 AK |
372 | }; |
373 | ||
a606b0f6 | 374 | struct mlx5_core_mkey { |
e126ba97 EC |
375 | u64 iova; |
376 | u64 size; | |
377 | u32 key; | |
378 | u32 pd; | |
aa8e08d2 | 379 | u32 type; |
e126ba97 EC |
380 | }; |
381 | ||
d9aaed83 AK |
382 | #define MLX5_24BIT_MASK ((1 << 24) - 1) |
383 | ||
5903325a | 384 | enum mlx5_res_type { |
e2013b21 | 385 | MLX5_RES_QP = MLX5_EVENT_QUEUE_TYPE_QP, |
386 | MLX5_RES_RQ = MLX5_EVENT_QUEUE_TYPE_RQ, | |
387 | MLX5_RES_SQ = MLX5_EVENT_QUEUE_TYPE_SQ, | |
388 | MLX5_RES_SRQ = 3, | |
389 | MLX5_RES_XSRQ = 4, | |
5b3ec3fc | 390 | MLX5_RES_XRQ = 5, |
57cda166 | 391 | MLX5_RES_DCT = MLX5_EVENT_QUEUE_TYPE_DCT, |
5903325a EC |
392 | }; |
393 | ||
394 | struct mlx5_core_rsc_common { | |
395 | enum mlx5_res_type res; | |
94f3e14e | 396 | refcount_t refcount; |
5903325a EC |
397 | struct completion free; |
398 | }; | |
399 | ||
a6d51b68 | 400 | struct mlx5_uars_page { |
e126ba97 | 401 | void __iomem *map; |
a6d51b68 EC |
402 | bool wc; |
403 | u32 index; | |
404 | struct list_head list; | |
405 | unsigned int bfregs; | |
406 | unsigned long *reg_bitmap; /* for non fast path bf regs */ | |
407 | unsigned long *fp_bitmap; | |
408 | unsigned int reg_avail; | |
409 | unsigned int fp_avail; | |
410 | struct kref ref_count; | |
411 | struct mlx5_core_dev *mdev; | |
e126ba97 EC |
412 | }; |
413 | ||
a6d51b68 EC |
414 | struct mlx5_bfreg_head { |
415 | /* protect blue flame registers allocations */ | |
416 | struct mutex lock; | |
417 | struct list_head list; | |
418 | }; | |
419 | ||
420 | struct mlx5_bfreg_data { | |
421 | struct mlx5_bfreg_head reg_head; | |
422 | struct mlx5_bfreg_head wc_head; | |
423 | }; | |
424 | ||
425 | struct mlx5_sq_bfreg { | |
426 | void __iomem *map; | |
427 | struct mlx5_uars_page *up; | |
428 | bool wc; | |
429 | u32 index; | |
430 | unsigned int offset; | |
431 | }; | |
e126ba97 EC |
432 | |
433 | struct mlx5_core_health { | |
434 | struct health_buffer __iomem *health; | |
435 | __be32 __iomem *health_counter; | |
436 | struct timer_list timer; | |
e126ba97 EC |
437 | u32 prev; |
438 | int miss_counter; | |
d1bf0e2c | 439 | u8 synd; |
63cbc552 | 440 | u32 fatal_error; |
8b9d8baa | 441 | u32 crdump_size; |
05ac2c0b MHY |
442 | /* wq spinlock to synchronize draining */ |
443 | spinlock_t wq_lock; | |
ac6ea6e8 | 444 | struct workqueue_struct *wq; |
05ac2c0b | 445 | unsigned long flags; |
b3bd076f | 446 | struct work_struct fatal_report_work; |
d1bf0e2c | 447 | struct work_struct report_work; |
04c0c1ab | 448 | struct delayed_work recover_work; |
1e34f3ef | 449 | struct devlink_health_reporter *fw_reporter; |
96c82cdf | 450 | struct devlink_health_reporter *fw_fatal_reporter; |
e126ba97 EC |
451 | }; |
452 | ||
e126ba97 | 453 | struct mlx5_qp_table { |
451be51c | 454 | struct notifier_block nb; |
221c14f3 | 455 | |
e126ba97 EC |
456 | /* protect radix tree |
457 | */ | |
458 | spinlock_t lock; | |
459 | struct radix_tree_root tree; | |
460 | }; | |
461 | ||
fc50db98 EC |
462 | struct mlx5_vf_context { |
463 | int enabled; | |
7ecf6d8f BW |
464 | u64 port_guid; |
465 | u64 node_guid; | |
4bbd4923 DG |
466 | /* Valid bits are used to validate administrative guid only. |
467 | * Enabled after ndo_set_vf_guid | |
468 | */ | |
469 | u8 port_guid_valid:1; | |
470 | u8 node_guid_valid:1; | |
7ecf6d8f | 471 | enum port_state_policy policy; |
fc50db98 EC |
472 | }; |
473 | ||
474 | struct mlx5_core_sriov { | |
475 | struct mlx5_vf_context *vfs_ctx; | |
476 | int num_vfs; | |
86eec50b | 477 | u16 max_vfs; |
fc50db98 EC |
478 | }; |
479 | ||
558101f1 GT |
480 | struct mlx5_fc_pool { |
481 | struct mlx5_core_dev *dev; | |
482 | struct mutex pool_lock; /* protects pool lists */ | |
483 | struct list_head fully_used; | |
484 | struct list_head partially_used; | |
485 | struct list_head unused; | |
486 | int available_fcs; | |
487 | int used_fcs; | |
488 | int threshold; | |
489 | }; | |
490 | ||
43a335e0 | 491 | struct mlx5_fc_stats { |
12d6066c VB |
492 | spinlock_t counters_idr_lock; /* protects counters_idr */ |
493 | struct idr counters_idr; | |
9aff93d7 | 494 | struct list_head counters; |
83033688 | 495 | struct llist_head addlist; |
6e5e2283 | 496 | struct llist_head dellist; |
43a335e0 AV |
497 | |
498 | struct workqueue_struct *wq; | |
499 | struct delayed_work work; | |
500 | unsigned long next_query; | |
f6dfb4c3 | 501 | unsigned long sampling_interval; /* jiffies */ |
6f06e04b | 502 | u32 *bulk_query_out; |
558101f1 | 503 | struct mlx5_fc_pool fc_pool; |
43a335e0 AV |
504 | }; |
505 | ||
69c1280b | 506 | struct mlx5_events; |
eeb66cdb | 507 | struct mlx5_mpfs; |
073bb189 | 508 | struct mlx5_eswitch; |
7907f23a | 509 | struct mlx5_lag; |
fadd59fc | 510 | struct mlx5_devcom; |
f2f3df55 | 511 | struct mlx5_eq_table; |
561aa15a | 512 | struct mlx5_irq_table; |
073bb189 | 513 | |
05d3ac97 BW |
514 | struct mlx5_rate_limit { |
515 | u32 rate; | |
516 | u32 max_burst_sz; | |
517 | u16 typical_pkt_sz; | |
518 | }; | |
519 | ||
1466cc5b | 520 | struct mlx5_rl_entry { |
05d3ac97 | 521 | struct mlx5_rate_limit rl; |
1466cc5b YP |
522 | u16 index; |
523 | u16 refcount; | |
524 | }; | |
525 | ||
526 | struct mlx5_rl_table { | |
527 | /* protect rate limit table */ | |
528 | struct mutex rl_lock; | |
529 | u16 max_size; | |
530 | u32 max_rate; | |
531 | u32 min_rate; | |
532 | struct mlx5_rl_entry *rl_entry; | |
533 | }; | |
534 | ||
80f09dfc MG |
535 | struct mlx5_core_roce { |
536 | struct mlx5_flow_table *ft; | |
537 | struct mlx5_flow_group *fg; | |
538 | struct mlx5_flow_handle *allow_rule; | |
539 | }; | |
540 | ||
e126ba97 | 541 | struct mlx5_priv { |
561aa15a YA |
542 | /* IRQ table valid only for real pci devices PF or VF */ |
543 | struct mlx5_irq_table *irq_table; | |
f2f3df55 | 544 | struct mlx5_eq_table *eq_table; |
e126ba97 EC |
545 | |
546 | /* pages stuff */ | |
0cf53c12 | 547 | struct mlx5_nb pg_nb; |
e126ba97 EC |
548 | struct workqueue_struct *pg_wq; |
549 | struct rb_root page_root; | |
550 | int fw_pages; | |
6aec21f6 | 551 | atomic_t reg_pages; |
bf0bf77f | 552 | struct list_head free_list; |
fc50db98 | 553 | int vfs_pages; |
591905ba | 554 | int peer_pf_pages; |
e126ba97 EC |
555 | |
556 | struct mlx5_core_health health; | |
557 | ||
e126ba97 EC |
558 | /* start: qp staff */ |
559 | struct mlx5_qp_table qp_table; | |
560 | struct dentry *qp_debugfs; | |
561 | struct dentry *eq_debugfs; | |
562 | struct dentry *cq_debugfs; | |
563 | struct dentry *cmdif_debugfs; | |
564 | /* end: qp staff */ | |
565 | ||
e126ba97 | 566 | /* start: alloc staff */ |
311c7c71 SM |
567 | /* protect buffer alocation according to numa node */ |
568 | struct mutex alloc_mutex; | |
569 | int numa_node; | |
570 | ||
e126ba97 EC |
571 | struct mutex pgdir_mutex; |
572 | struct list_head pgdir_list; | |
573 | /* end: alloc staff */ | |
574 | struct dentry *dbg_root; | |
575 | ||
576 | /* protect mkey key part */ | |
577 | spinlock_t mkey_lock; | |
578 | u8 mkey_key; | |
9603b61d JM |
579 | |
580 | struct list_head dev_list; | |
581 | struct list_head ctx_list; | |
582 | spinlock_t ctx_lock; | |
02039fb6 | 583 | struct mlx5_events *events; |
97834eba | 584 | |
fba53f7b | 585 | struct mlx5_flow_steering *steering; |
eeb66cdb | 586 | struct mlx5_mpfs *mpfs; |
073bb189 | 587 | struct mlx5_eswitch *eswitch; |
fc50db98 | 588 | struct mlx5_core_sriov sriov; |
7907f23a | 589 | struct mlx5_lag *lag; |
fadd59fc | 590 | struct mlx5_devcom *devcom; |
80f09dfc | 591 | struct mlx5_core_roce roce; |
43a335e0 | 592 | struct mlx5_fc_stats fc_stats; |
1466cc5b | 593 | struct mlx5_rl_table rl_table; |
d4eb4cd7 | 594 | |
a6d51b68 | 595 | struct mlx5_bfreg_data bfregs; |
01187175 | 596 | struct mlx5_uars_page *uar; |
e126ba97 EC |
597 | }; |
598 | ||
89d44f0a | 599 | enum mlx5_device_state { |
3e5b72ac | 600 | MLX5_DEVICE_STATE_UNINITIALIZED, |
89d44f0a MD |
601 | MLX5_DEVICE_STATE_UP, |
602 | MLX5_DEVICE_STATE_INTERNAL_ERROR, | |
603 | }; | |
604 | ||
605 | enum mlx5_interface_state { | |
b3cb5388 | 606 | MLX5_INTERFACE_STATE_UP = BIT(0), |
89d44f0a MD |
607 | }; |
608 | ||
609 | enum mlx5_pci_status { | |
610 | MLX5_PCI_STATUS_DISABLED, | |
611 | MLX5_PCI_STATUS_ENABLED, | |
612 | }; | |
613 | ||
d9aaed83 AK |
614 | enum mlx5_pagefault_type_flags { |
615 | MLX5_PFAULT_REQUESTOR = 1 << 0, | |
616 | MLX5_PFAULT_WRITE = 1 << 1, | |
617 | MLX5_PFAULT_RDMA = 1 << 2, | |
618 | }; | |
619 | ||
b50d292b | 620 | struct mlx5_td { |
80a2a902 YA |
621 | /* protects tirs list changes while tirs refresh */ |
622 | struct mutex list_lock; | |
b50d292b HHZ |
623 | struct list_head tirs_list; |
624 | u32 tdn; | |
625 | }; | |
626 | ||
627 | struct mlx5e_resources { | |
b50d292b HHZ |
628 | u32 pdn; |
629 | struct mlx5_td td; | |
630 | struct mlx5_core_mkey mkey; | |
aff26157 | 631 | struct mlx5_sq_bfreg bfreg; |
b50d292b HHZ |
632 | }; |
633 | ||
c9b9dcb4 AL |
634 | enum mlx5_sw_icm_type { |
635 | MLX5_SW_ICM_TYPE_STEERING, | |
636 | MLX5_SW_ICM_TYPE_HEADER_MODIFY, | |
637 | }; | |
638 | ||
52ec462e IT |
639 | #define MLX5_MAX_RESERVED_GIDS 8 |
640 | ||
641 | struct mlx5_rsvd_gids { | |
642 | unsigned int start; | |
643 | unsigned int count; | |
644 | struct ida ida; | |
645 | }; | |
646 | ||
7c39afb3 FD |
647 | #define MAX_PIN_NUM 8 |
648 | struct mlx5_pps { | |
649 | u8 pin_caps[MAX_PIN_NUM]; | |
650 | struct work_struct out_work; | |
651 | u64 start[MAX_PIN_NUM]; | |
652 | u8 enabled; | |
653 | }; | |
654 | ||
655 | struct mlx5_clock { | |
41069256 SM |
656 | struct mlx5_core_dev *mdev; |
657 | struct mlx5_nb pps_nb; | |
64109f1d | 658 | seqlock_t lock; |
7c39afb3 FD |
659 | struct cyclecounter cycles; |
660 | struct timecounter tc; | |
661 | struct hwtstamp_config hwtstamp_config; | |
662 | u32 nominal_c_mult; | |
663 | unsigned long overflow_period; | |
664 | struct delayed_work overflow_work; | |
665 | struct ptp_clock *ptp; | |
666 | struct ptp_clock_info ptp_info; | |
667 | struct mlx5_pps pps_info; | |
668 | }; | |
669 | ||
c9b9dcb4 | 670 | struct mlx5_dm; |
f53aaa31 | 671 | struct mlx5_fw_tracer; |
358aa5ce | 672 | struct mlx5_vxlan; |
0ccc171e | 673 | struct mlx5_geneve; |
87175120 | 674 | struct mlx5_hv_vhca; |
f53aaa31 | 675 | |
c9b9dcb4 AL |
676 | #define MLX5_LOG_SW_ICM_BLOCK_SIZE(dev) (MLX5_CAP_DEV_MEM(dev, log_sw_icm_alloc_granularity)) |
677 | #define MLX5_SW_ICM_BLOCK_SIZE(dev) (1 << MLX5_LOG_SW_ICM_BLOCK_SIZE(dev)) | |
678 | ||
e126ba97 | 679 | struct mlx5_core_dev { |
27b942fb | 680 | struct device *device; |
386e75af | 681 | enum mlx5_coredev_type coredev_type; |
e126ba97 | 682 | struct pci_dev *pdev; |
89d44f0a MD |
683 | /* sync pci state */ |
684 | struct mutex pci_status_mutex; | |
685 | enum mlx5_pci_status pci_status; | |
e126ba97 EC |
686 | u8 rev_id; |
687 | char board_id[MLX5_BOARD_ID_LEN]; | |
688 | struct mlx5_cmd cmd; | |
938fe83c | 689 | struct mlx5_port_caps port_caps[MLX5_MAX_PORTS]; |
71862561 | 690 | struct { |
701052c5 GP |
691 | u32 hca_cur[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; |
692 | u32 hca_max[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; | |
71862561 | 693 | u32 pcam[MLX5_ST_SZ_DW(pcam_reg)]; |
932ef155 | 694 | u32 mcam[MLX5_MCAM_REGS_NUM][MLX5_ST_SZ_DW(mcam_reg)]; |
99d3cd27 | 695 | u32 fpga[MLX5_ST_SZ_DW(fpga_cap)]; |
c02762eb | 696 | u32 qcam[MLX5_ST_SZ_DW(qcam_reg)]; |
591905ba | 697 | u8 embedded_cpu; |
71862561 | 698 | } caps; |
59c9d35e | 699 | u64 sys_image_guid; |
e126ba97 EC |
700 | phys_addr_t iseg_base; |
701 | struct mlx5_init_seg __iomem *iseg; | |
aa8106f1 | 702 | phys_addr_t bar_addr; |
89d44f0a MD |
703 | enum mlx5_device_state state; |
704 | /* sync interface state */ | |
705 | struct mutex intf_state_mutex; | |
5fc7197d | 706 | unsigned long intf_state; |
e126ba97 EC |
707 | struct mlx5_priv priv; |
708 | struct mlx5_profile *profile; | |
709 | atomic_t num_qps; | |
f62b8bb8 | 710 | u32 issi; |
b50d292b | 711 | struct mlx5e_resources mlx5e_res; |
c9b9dcb4 | 712 | struct mlx5_dm *dm; |
358aa5ce | 713 | struct mlx5_vxlan *vxlan; |
0ccc171e | 714 | struct mlx5_geneve *geneve; |
52ec462e IT |
715 | struct { |
716 | struct mlx5_rsvd_gids reserved_gids; | |
734dc065 | 717 | u32 roce_en; |
52ec462e | 718 | } roce; |
e29341fb IT |
719 | #ifdef CONFIG_MLX5_FPGA |
720 | struct mlx5_fpga_device *fpga; | |
5a7b27eb | 721 | #endif |
7c39afb3 | 722 | struct mlx5_clock clock; |
24d33d2c | 723 | struct mlx5_ib_clock_info *clock_info; |
f53aaa31 | 724 | struct mlx5_fw_tracer *tracer; |
b25bbc2f | 725 | u32 vsc_addr; |
87175120 | 726 | struct mlx5_hv_vhca *hv_vhca; |
e126ba97 EC |
727 | }; |
728 | ||
729 | struct mlx5_db { | |
730 | __be32 *db; | |
731 | union { | |
732 | struct mlx5_db_pgdir *pgdir; | |
733 | struct mlx5_ib_user_db_page *user_page; | |
734 | } u; | |
735 | dma_addr_t dma; | |
736 | int index; | |
737 | }; | |
738 | ||
e126ba97 EC |
739 | enum { |
740 | MLX5_COMP_EQ_SIZE = 1024, | |
741 | }; | |
742 | ||
adb0c954 SM |
743 | enum { |
744 | MLX5_PTYS_IB = 1 << 0, | |
745 | MLX5_PTYS_EN = 1 << 2, | |
746 | }; | |
747 | ||
e126ba97 EC |
748 | typedef void (*mlx5_cmd_cbk_t)(int status, void *context); |
749 | ||
73dd3a48 MHY |
750 | enum { |
751 | MLX5_CMD_ENT_STATE_PENDING_COMP, | |
752 | }; | |
753 | ||
e126ba97 | 754 | struct mlx5_cmd_work_ent { |
73dd3a48 | 755 | unsigned long state; |
e126ba97 EC |
756 | struct mlx5_cmd_msg *in; |
757 | struct mlx5_cmd_msg *out; | |
746b5583 EC |
758 | void *uout; |
759 | int uout_size; | |
e126ba97 | 760 | mlx5_cmd_cbk_t callback; |
65ee6708 | 761 | struct delayed_work cb_timeout_work; |
e126ba97 | 762 | void *context; |
746b5583 | 763 | int idx; |
e126ba97 EC |
764 | struct completion done; |
765 | struct mlx5_cmd *cmd; | |
766 | struct work_struct work; | |
767 | struct mlx5_cmd_layout *lay; | |
768 | int ret; | |
769 | int page_queue; | |
770 | u8 status; | |
771 | u8 token; | |
14a70046 TG |
772 | u64 ts1; |
773 | u64 ts2; | |
746b5583 | 774 | u16 op; |
4525abea | 775 | bool polling; |
e126ba97 EC |
776 | }; |
777 | ||
778 | struct mlx5_pas { | |
779 | u64 pa; | |
780 | u8 log_sz; | |
781 | }; | |
782 | ||
707c4602 MD |
783 | enum phy_port_state { |
784 | MLX5_AAA_111 | |
785 | }; | |
786 | ||
787 | struct mlx5_hca_vport_context { | |
788 | u32 field_select; | |
789 | bool sm_virt_aware; | |
790 | bool has_smi; | |
791 | bool has_raw; | |
792 | enum port_state_policy policy; | |
793 | enum phy_port_state phys_state; | |
794 | enum ib_port_state vport_state; | |
795 | u8 port_physical_state; | |
796 | u64 sys_image_guid; | |
797 | u64 port_guid; | |
798 | u64 node_guid; | |
799 | u32 cap_mask1; | |
800 | u32 cap_mask1_perm; | |
4106a758 MG |
801 | u16 cap_mask2; |
802 | u16 cap_mask2_perm; | |
707c4602 MD |
803 | u16 lid; |
804 | u8 init_type_reply; /* bitmask: see ib spec 14.2.5.6 InitTypeReply */ | |
805 | u8 lmc; | |
806 | u8 subnet_timeout; | |
807 | u16 sm_lid; | |
808 | u8 sm_sl; | |
809 | u16 qkey_violation_counter; | |
810 | u16 pkey_violation_counter; | |
811 | bool grh_required; | |
812 | }; | |
813 | ||
388ca8be | 814 | static inline void *mlx5_buf_offset(struct mlx5_frag_buf *buf, int offset) |
e126ba97 | 815 | { |
388ca8be | 816 | return buf->frags->buf + offset; |
e126ba97 EC |
817 | } |
818 | ||
e126ba97 EC |
819 | #define STRUCT_FIELD(header, field) \ |
820 | .struct_offset_bytes = offsetof(struct ib_unpacked_ ## header, field), \ | |
821 | .struct_size_bytes = sizeof((struct ib_unpacked_ ## header *)0)->field | |
822 | ||
e126ba97 EC |
823 | static inline struct mlx5_core_dev *pci2mlx5_core_dev(struct pci_dev *pdev) |
824 | { | |
825 | return pci_get_drvdata(pdev); | |
826 | } | |
827 | ||
828 | extern struct dentry *mlx5_debugfs_root; | |
829 | ||
830 | static inline u16 fw_rev_maj(struct mlx5_core_dev *dev) | |
831 | { | |
832 | return ioread32be(&dev->iseg->fw_rev) & 0xffff; | |
833 | } | |
834 | ||
835 | static inline u16 fw_rev_min(struct mlx5_core_dev *dev) | |
836 | { | |
837 | return ioread32be(&dev->iseg->fw_rev) >> 16; | |
838 | } | |
839 | ||
840 | static inline u16 fw_rev_sub(struct mlx5_core_dev *dev) | |
841 | { | |
842 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) & 0xffff; | |
843 | } | |
844 | ||
845 | static inline u16 cmdif_rev(struct mlx5_core_dev *dev) | |
846 | { | |
847 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) >> 16; | |
848 | } | |
849 | ||
3bcdb17a SG |
850 | static inline u32 mlx5_base_mkey(const u32 key) |
851 | { | |
852 | return key & 0xffffff00u; | |
853 | } | |
854 | ||
4972e6fa TT |
855 | static inline void mlx5_init_fbc_offset(struct mlx5_buf_list *frags, |
856 | u8 log_stride, u8 log_sz, | |
a0903622 | 857 | u16 strides_offset, |
d7037ad7 | 858 | struct mlx5_frag_buf_ctrl *fbc) |
388ca8be | 859 | { |
4972e6fa | 860 | fbc->frags = frags; |
3a2f7033 TT |
861 | fbc->log_stride = log_stride; |
862 | fbc->log_sz = log_sz; | |
388ca8be YC |
863 | fbc->sz_m1 = (1 << fbc->log_sz) - 1; |
864 | fbc->log_frag_strides = PAGE_SHIFT - fbc->log_stride; | |
865 | fbc->frag_sz_m1 = (1 << fbc->log_frag_strides) - 1; | |
d7037ad7 TT |
866 | fbc->strides_offset = strides_offset; |
867 | } | |
868 | ||
4972e6fa TT |
869 | static inline void mlx5_init_fbc(struct mlx5_buf_list *frags, |
870 | u8 log_stride, u8 log_sz, | |
d7037ad7 TT |
871 | struct mlx5_frag_buf_ctrl *fbc) |
872 | { | |
4972e6fa | 873 | mlx5_init_fbc_offset(frags, log_stride, log_sz, 0, fbc); |
3a2f7033 TT |
874 | } |
875 | ||
388ca8be YC |
876 | static inline void *mlx5_frag_buf_get_wqe(struct mlx5_frag_buf_ctrl *fbc, |
877 | u32 ix) | |
878 | { | |
d7037ad7 TT |
879 | unsigned int frag; |
880 | ||
881 | ix += fbc->strides_offset; | |
882 | frag = ix >> fbc->log_frag_strides; | |
388ca8be | 883 | |
4972e6fa | 884 | return fbc->frags[frag].buf + ((fbc->frag_sz_m1 & ix) << fbc->log_stride); |
388ca8be YC |
885 | } |
886 | ||
37fdffb2 TT |
887 | static inline u32 |
888 | mlx5_frag_buf_get_idx_last_contig_stride(struct mlx5_frag_buf_ctrl *fbc, u32 ix) | |
889 | { | |
890 | u32 last_frag_stride_idx = (ix + fbc->strides_offset) | fbc->frag_sz_m1; | |
891 | ||
892 | return min_t(u32, last_frag_stride_idx - fbc->strides_offset, fbc->sz_m1); | |
893 | } | |
894 | ||
e126ba97 EC |
895 | int mlx5_cmd_init(struct mlx5_core_dev *dev); |
896 | void mlx5_cmd_cleanup(struct mlx5_core_dev *dev); | |
897 | void mlx5_cmd_use_events(struct mlx5_core_dev *dev); | |
898 | void mlx5_cmd_use_polling(struct mlx5_core_dev *dev); | |
c4f287c4 | 899 | |
e355477e JG |
900 | struct mlx5_async_ctx { |
901 | struct mlx5_core_dev *dev; | |
902 | atomic_t num_inflight; | |
903 | struct wait_queue_head wait; | |
904 | }; | |
905 | ||
906 | struct mlx5_async_work; | |
907 | ||
908 | typedef void (*mlx5_async_cbk_t)(int status, struct mlx5_async_work *context); | |
909 | ||
910 | struct mlx5_async_work { | |
911 | struct mlx5_async_ctx *ctx; | |
912 | mlx5_async_cbk_t user_callback; | |
913 | }; | |
914 | ||
915 | void mlx5_cmd_init_async_ctx(struct mlx5_core_dev *dev, | |
916 | struct mlx5_async_ctx *ctx); | |
917 | void mlx5_cmd_cleanup_async_ctx(struct mlx5_async_ctx *ctx); | |
918 | int mlx5_cmd_exec_cb(struct mlx5_async_ctx *ctx, void *in, int in_size, | |
919 | void *out, int out_size, mlx5_async_cbk_t callback, | |
920 | struct mlx5_async_work *work); | |
921 | ||
e126ba97 EC |
922 | int mlx5_cmd_exec(struct mlx5_core_dev *dev, void *in, int in_size, void *out, |
923 | int out_size); | |
4525abea MD |
924 | int mlx5_cmd_exec_polling(struct mlx5_core_dev *dev, void *in, int in_size, |
925 | void *out, int out_size); | |
c4f287c4 SM |
926 | void mlx5_cmd_mbox_status(void *out, u8 *status, u32 *syndrome); |
927 | ||
928 | int mlx5_core_get_caps(struct mlx5_core_dev *dev, enum mlx5_cap_type cap_type); | |
e126ba97 EC |
929 | int mlx5_cmd_alloc_uar(struct mlx5_core_dev *dev, u32 *uarn); |
930 | int mlx5_cmd_free_uar(struct mlx5_core_dev *dev, u32 uarn); | |
52c368dc | 931 | void mlx5_health_flush(struct mlx5_core_dev *dev); |
ac6ea6e8 EC |
932 | void mlx5_health_cleanup(struct mlx5_core_dev *dev); |
933 | int mlx5_health_init(struct mlx5_core_dev *dev); | |
e126ba97 | 934 | void mlx5_start_health_poll(struct mlx5_core_dev *dev); |
76d5581c | 935 | void mlx5_stop_health_poll(struct mlx5_core_dev *dev, bool disable_health); |
05ac2c0b | 936 | void mlx5_drain_health_wq(struct mlx5_core_dev *dev); |
0179720d | 937 | void mlx5_trigger_health_work(struct mlx5_core_dev *dev); |
388ca8be YC |
938 | int mlx5_buf_alloc(struct mlx5_core_dev *dev, |
939 | int size, struct mlx5_frag_buf *buf); | |
940 | void mlx5_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
1c1b5228 TT |
941 | int mlx5_frag_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
942 | struct mlx5_frag_buf *buf, int node); | |
943 | void mlx5_frag_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
e126ba97 EC |
944 | struct mlx5_cmd_mailbox *mlx5_alloc_cmd_mailbox_chain(struct mlx5_core_dev *dev, |
945 | gfp_t flags, int npages); | |
946 | void mlx5_free_cmd_mailbox_chain(struct mlx5_core_dev *dev, | |
947 | struct mlx5_cmd_mailbox *head); | |
ec22eb53 SM |
948 | int mlx5_core_create_mkey_cb(struct mlx5_core_dev *dev, |
949 | struct mlx5_core_mkey *mkey, | |
e355477e JG |
950 | struct mlx5_async_ctx *async_ctx, u32 *in, |
951 | int inlen, u32 *out, int outlen, | |
952 | mlx5_async_cbk_t callback, | |
953 | struct mlx5_async_work *context); | |
a606b0f6 MB |
954 | int mlx5_core_create_mkey(struct mlx5_core_dev *dev, |
955 | struct mlx5_core_mkey *mkey, | |
ec22eb53 | 956 | u32 *in, int inlen); |
a606b0f6 MB |
957 | int mlx5_core_destroy_mkey(struct mlx5_core_dev *dev, |
958 | struct mlx5_core_mkey *mkey); | |
959 | int mlx5_core_query_mkey(struct mlx5_core_dev *dev, struct mlx5_core_mkey *mkey, | |
ec22eb53 | 960 | u32 *out, int outlen); |
e126ba97 EC |
961 | int mlx5_core_alloc_pd(struct mlx5_core_dev *dev, u32 *pdn); |
962 | int mlx5_core_dealloc_pd(struct mlx5_core_dev *dev, u32 pdn); | |
0cf53c12 | 963 | int mlx5_pagealloc_init(struct mlx5_core_dev *dev); |
e126ba97 | 964 | void mlx5_pagealloc_cleanup(struct mlx5_core_dev *dev); |
0cf53c12 | 965 | void mlx5_pagealloc_start(struct mlx5_core_dev *dev); |
e126ba97 EC |
966 | void mlx5_pagealloc_stop(struct mlx5_core_dev *dev); |
967 | void mlx5_core_req_pages_handler(struct mlx5_core_dev *dev, u16 func_id, | |
591905ba | 968 | s32 npages, bool ec_function); |
cd23b14b | 969 | int mlx5_satisfy_startup_pages(struct mlx5_core_dev *dev, int boot); |
e126ba97 EC |
970 | int mlx5_reclaim_startup_pages(struct mlx5_core_dev *dev); |
971 | void mlx5_register_debugfs(void); | |
972 | void mlx5_unregister_debugfs(void); | |
388ca8be YC |
973 | |
974 | void mlx5_fill_page_array(struct mlx5_frag_buf *buf, __be64 *pas); | |
1c1b5228 | 975 | void mlx5_fill_page_frag_array(struct mlx5_frag_buf *frag_buf, __be64 *pas); |
0b6e26ce DT |
976 | int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, |
977 | unsigned int *irqn); | |
e126ba97 EC |
978 | int mlx5_core_attach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); |
979 | int mlx5_core_detach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); | |
980 | ||
9f818c8a | 981 | void mlx5_qp_debugfs_init(struct mlx5_core_dev *dev); |
e126ba97 EC |
982 | void mlx5_qp_debugfs_cleanup(struct mlx5_core_dev *dev); |
983 | int mlx5_core_access_reg(struct mlx5_core_dev *dev, void *data_in, | |
984 | int size_in, void *data_out, int size_out, | |
985 | u16 reg_num, int arg, int write); | |
adb0c954 | 986 | |
e126ba97 | 987 | int mlx5_db_alloc(struct mlx5_core_dev *dev, struct mlx5_db *db); |
311c7c71 SM |
988 | int mlx5_db_alloc_node(struct mlx5_core_dev *dev, struct mlx5_db *db, |
989 | int node); | |
e126ba97 EC |
990 | void mlx5_db_free(struct mlx5_core_dev *dev, struct mlx5_db *db); |
991 | ||
e126ba97 | 992 | const char *mlx5_command_str(int command); |
9f818c8a | 993 | void mlx5_cmdif_debugfs_init(struct mlx5_core_dev *dev); |
e126ba97 | 994 | void mlx5_cmdif_debugfs_cleanup(struct mlx5_core_dev *dev); |
3121e3c4 SG |
995 | int mlx5_core_create_psv(struct mlx5_core_dev *dev, u32 pdn, |
996 | int npsvs, u32 *sig_index); | |
997 | int mlx5_core_destroy_psv(struct mlx5_core_dev *dev, int psv_num); | |
5903325a | 998 | void mlx5_core_put_rsc(struct mlx5_core_rsc_common *common); |
e420f0c0 HE |
999 | int mlx5_query_odp_caps(struct mlx5_core_dev *dev, |
1000 | struct mlx5_odp_caps *odp_caps); | |
1c64bf6f MY |
1001 | int mlx5_core_query_ib_ppcnt(struct mlx5_core_dev *dev, |
1002 | u8 port_num, void *out, size_t sz); | |
e126ba97 | 1003 | |
1466cc5b YP |
1004 | int mlx5_init_rl_table(struct mlx5_core_dev *dev); |
1005 | void mlx5_cleanup_rl_table(struct mlx5_core_dev *dev); | |
05d3ac97 BW |
1006 | int mlx5_rl_add_rate(struct mlx5_core_dev *dev, u16 *index, |
1007 | struct mlx5_rate_limit *rl); | |
1008 | void mlx5_rl_remove_rate(struct mlx5_core_dev *dev, struct mlx5_rate_limit *rl); | |
1466cc5b | 1009 | bool mlx5_rl_is_in_range(struct mlx5_core_dev *dev, u32 rate); |
05d3ac97 BW |
1010 | bool mlx5_rl_are_equal(struct mlx5_rate_limit *rl_0, |
1011 | struct mlx5_rate_limit *rl_1); | |
a6d51b68 EC |
1012 | int mlx5_alloc_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg, |
1013 | bool map_wc, bool fast_path); | |
1014 | void mlx5_free_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg); | |
1466cc5b | 1015 | |
f2f3df55 SM |
1016 | unsigned int mlx5_comp_vectors_count(struct mlx5_core_dev *dev); |
1017 | struct cpumask * | |
1018 | mlx5_comp_irq_get_affinity_mask(struct mlx5_core_dev *dev, int vector); | |
52ec462e IT |
1019 | unsigned int mlx5_core_reserved_gids_count(struct mlx5_core_dev *dev); |
1020 | int mlx5_core_roce_gid_set(struct mlx5_core_dev *dev, unsigned int index, | |
1021 | u8 roce_version, u8 roce_l3_type, const u8 *gid, | |
cfe4e37f | 1022 | const u8 *mac, bool vlan, u16 vlan_id, u8 port_num); |
52ec462e | 1023 | |
e3297246 EC |
1024 | static inline int fw_initializing(struct mlx5_core_dev *dev) |
1025 | { | |
1026 | return ioread32be(&dev->iseg->initializing) >> 31; | |
1027 | } | |
1028 | ||
e126ba97 EC |
1029 | static inline u32 mlx5_mkey_to_idx(u32 mkey) |
1030 | { | |
1031 | return mkey >> 8; | |
1032 | } | |
1033 | ||
1034 | static inline u32 mlx5_idx_to_mkey(u32 mkey_idx) | |
1035 | { | |
1036 | return mkey_idx << 8; | |
1037 | } | |
1038 | ||
746b5583 EC |
1039 | static inline u8 mlx5_mkey_variant(u32 mkey) |
1040 | { | |
1041 | return mkey & 0xff; | |
1042 | } | |
1043 | ||
e126ba97 EC |
1044 | enum { |
1045 | MLX5_PROF_MASK_QP_SIZE = (u64)1 << 0, | |
c1868b82 | 1046 | MLX5_PROF_MASK_MR_CACHE = (u64)1 << 1, |
e126ba97 EC |
1047 | }; |
1048 | ||
1049 | enum { | |
8b7ff7f3 | 1050 | MR_CACHE_LAST_STD_ENTRY = 20, |
81713d37 AK |
1051 | MLX5_IMR_MTT_CACHE_ENTRY, |
1052 | MLX5_IMR_KSM_CACHE_ENTRY, | |
49780d42 | 1053 | MAX_MR_CACHE_ENTRIES |
e126ba97 EC |
1054 | }; |
1055 | ||
64613d94 SM |
1056 | enum { |
1057 | MLX5_INTERFACE_PROTOCOL_IB = 0, | |
1058 | MLX5_INTERFACE_PROTOCOL_ETH = 1, | |
1059 | }; | |
1060 | ||
9603b61d JM |
1061 | struct mlx5_interface { |
1062 | void * (*add)(struct mlx5_core_dev *dev); | |
1063 | void (*remove)(struct mlx5_core_dev *dev, void *context); | |
737a234b MHY |
1064 | int (*attach)(struct mlx5_core_dev *dev, void *context); |
1065 | void (*detach)(struct mlx5_core_dev *dev, void *context); | |
64613d94 | 1066 | int protocol; |
9603b61d JM |
1067 | struct list_head list; |
1068 | }; | |
1069 | ||
1070 | int mlx5_register_interface(struct mlx5_interface *intf); | |
1071 | void mlx5_unregister_interface(struct mlx5_interface *intf); | |
20902be4 SM |
1072 | int mlx5_notifier_register(struct mlx5_core_dev *dev, struct notifier_block *nb); |
1073 | int mlx5_notifier_unregister(struct mlx5_core_dev *dev, struct notifier_block *nb); | |
c0670781 YH |
1074 | int mlx5_eq_notifier_register(struct mlx5_core_dev *dev, struct mlx5_nb *nb); |
1075 | int mlx5_eq_notifier_unregister(struct mlx5_core_dev *dev, struct mlx5_nb *nb); | |
20902be4 | 1076 | |
211e6c80 | 1077 | int mlx5_core_query_vendor_id(struct mlx5_core_dev *mdev, u32 *vendor_id); |
9603b61d | 1078 | |
3bc34f3b AH |
1079 | int mlx5_cmd_create_vport_lag(struct mlx5_core_dev *dev); |
1080 | int mlx5_cmd_destroy_vport_lag(struct mlx5_core_dev *dev); | |
7c34ec19 AH |
1081 | bool mlx5_lag_is_roce(struct mlx5_core_dev *dev); |
1082 | bool mlx5_lag_is_sriov(struct mlx5_core_dev *dev); | |
724b509c | 1083 | bool mlx5_lag_is_multipath(struct mlx5_core_dev *dev); |
7907f23a | 1084 | bool mlx5_lag_is_active(struct mlx5_core_dev *dev); |
6a32047a | 1085 | struct net_device *mlx5_lag_get_roce_netdev(struct mlx5_core_dev *dev); |
71a0ff65 MD |
1086 | int mlx5_lag_query_cong_counters(struct mlx5_core_dev *dev, |
1087 | u64 *values, | |
1088 | int num_counters, | |
1089 | size_t *offsets); | |
01187175 EC |
1090 | struct mlx5_uars_page *mlx5_get_uars_page(struct mlx5_core_dev *mdev); |
1091 | void mlx5_put_uars_page(struct mlx5_core_dev *mdev, struct mlx5_uars_page *up); | |
c9b9dcb4 AL |
1092 | int mlx5_dm_sw_icm_alloc(struct mlx5_core_dev *dev, enum mlx5_sw_icm_type type, |
1093 | u64 length, u16 uid, phys_addr_t *addr, u32 *obj_id); | |
1094 | int mlx5_dm_sw_icm_dealloc(struct mlx5_core_dev *dev, enum mlx5_sw_icm_type type, | |
1095 | u64 length, u16 uid, phys_addr_t addr, u32 obj_id); | |
7907f23a | 1096 | |
f6a8a19b | 1097 | #ifdef CONFIG_MLX5_CORE_IPOIB |
693dfd5a ES |
1098 | struct net_device *mlx5_rdma_netdev_alloc(struct mlx5_core_dev *mdev, |
1099 | struct ib_device *ibdev, | |
1100 | const char *name, | |
1101 | void (*setup)(struct net_device *)); | |
693dfd5a | 1102 | #endif /* CONFIG_MLX5_CORE_IPOIB */ |
f6a8a19b DD |
1103 | int mlx5_rdma_rn_get_params(struct mlx5_core_dev *mdev, |
1104 | struct ib_device *device, | |
1105 | struct rdma_netdev_alloc_params *params); | |
693dfd5a | 1106 | |
e126ba97 EC |
1107 | struct mlx5_profile { |
1108 | u64 mask; | |
f241e749 | 1109 | u8 log_max_qp; |
e126ba97 EC |
1110 | struct { |
1111 | int size; | |
1112 | int limit; | |
1113 | } mr_cache[MAX_MR_CACHE_ENTRIES]; | |
1114 | }; | |
1115 | ||
fc50db98 EC |
1116 | enum { |
1117 | MLX5_PCI_DEV_IS_VF = 1 << 0, | |
1118 | }; | |
1119 | ||
2752b823 | 1120 | static inline bool mlx5_core_is_pf(const struct mlx5_core_dev *dev) |
fc50db98 | 1121 | { |
386e75af | 1122 | return dev->coredev_type == MLX5_COREDEV_PF; |
fc50db98 EC |
1123 | } |
1124 | ||
e53a9d26 PP |
1125 | static inline bool mlx5_core_is_vf(const struct mlx5_core_dev *dev) |
1126 | { | |
1127 | return dev->coredev_type == MLX5_COREDEV_VF; | |
1128 | } | |
1129 | ||
591905ba BW |
1130 | static inline bool mlx5_core_is_ecpf(struct mlx5_core_dev *dev) |
1131 | { | |
1132 | return dev->caps.embedded_cpu; | |
1133 | } | |
1134 | ||
2752b823 PP |
1135 | static inline bool |
1136 | mlx5_core_is_ecpf_esw_manager(const struct mlx5_core_dev *dev) | |
7f0d11c7 BW |
1137 | { |
1138 | return dev->caps.embedded_cpu && MLX5_CAP_GEN(dev, eswitch_manager); | |
1139 | } | |
1140 | ||
2752b823 | 1141 | static inline bool mlx5_ecpf_vport_exists(const struct mlx5_core_dev *dev) |
81cd229c BW |
1142 | { |
1143 | return mlx5_core_is_pf(dev) && MLX5_CAP_ESW(dev, ecpf_vport_exists); | |
1144 | } | |
1145 | ||
2752b823 | 1146 | static inline u16 mlx5_core_max_vfs(const struct mlx5_core_dev *dev) |
feb39369 | 1147 | { |
86eec50b | 1148 | return dev->priv.sriov.max_vfs; |
feb39369 BW |
1149 | } |
1150 | ||
707c4602 MD |
1151 | static inline int mlx5_get_gid_table_len(u16 param) |
1152 | { | |
1153 | if (param > 4) { | |
1154 | pr_warn("gid table length is zero\n"); | |
1155 | return 0; | |
1156 | } | |
1157 | ||
1158 | return 8 * (1 << param); | |
1159 | } | |
1160 | ||
1466cc5b YP |
1161 | static inline bool mlx5_rl_is_supported(struct mlx5_core_dev *dev) |
1162 | { | |
1163 | return !!(dev->priv.rl_table.max_size); | |
1164 | } | |
1165 | ||
32f69e4b DJ |
1166 | static inline int mlx5_core_is_mp_slave(struct mlx5_core_dev *dev) |
1167 | { | |
1168 | return MLX5_CAP_GEN(dev, affiliate_nic_vport_criteria) && | |
1169 | MLX5_CAP_GEN(dev, num_vhca_ports) <= 1; | |
1170 | } | |
1171 | ||
1172 | static inline int mlx5_core_is_mp_master(struct mlx5_core_dev *dev) | |
1173 | { | |
1174 | return MLX5_CAP_GEN(dev, num_vhca_ports) > 1; | |
1175 | } | |
1176 | ||
1177 | static inline int mlx5_core_mp_enabled(struct mlx5_core_dev *dev) | |
1178 | { | |
1179 | return mlx5_core_is_mp_slave(dev) || | |
1180 | mlx5_core_is_mp_master(dev); | |
1181 | } | |
1182 | ||
7fd8aefb DJ |
1183 | static inline int mlx5_core_native_port_num(struct mlx5_core_dev *dev) |
1184 | { | |
32f69e4b DJ |
1185 | if (!mlx5_core_mp_enabled(dev)) |
1186 | return 1; | |
1187 | ||
1188 | return MLX5_CAP_GEN(dev, native_port_num); | |
7fd8aefb DJ |
1189 | } |
1190 | ||
020446e0 EC |
1191 | enum { |
1192 | MLX5_TRIGGERED_CMD_COMP = (u64)1 << 32, | |
1193 | }; | |
1194 | ||
cc9defcb MG |
1195 | static inline bool mlx5_is_roce_enabled(struct mlx5_core_dev *dev) |
1196 | { | |
1197 | struct devlink *devlink = priv_to_devlink(dev); | |
1198 | union devlink_param_value val; | |
1199 | ||
1200 | devlink_param_driverinit_value_get(devlink, | |
1201 | DEVLINK_PARAM_GENERIC_ID_ENABLE_ROCE, | |
1202 | &val); | |
1203 | return val.vbool; | |
1204 | } | |
1205 | ||
e126ba97 | 1206 | #endif /* MLX5_DRIVER_H */ |