Commit | Line | Data |
---|---|---|
225c7b1f RD |
1 | /* |
2 | * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX4_QP_H | |
34 | #define MLX4_QP_H | |
35 | ||
36 | #include <linux/types.h> | |
37 | ||
38 | #include <linux/mlx4/device.h> | |
39 | ||
40 | #define MLX4_INVALID_LKEY 0x100 | |
41 | ||
42 | enum mlx4_qp_optpar { | |
43 | MLX4_QP_OPTPAR_ALT_ADDR_PATH = 1 << 0, | |
44 | MLX4_QP_OPTPAR_RRE = 1 << 1, | |
45 | MLX4_QP_OPTPAR_RAE = 1 << 2, | |
46 | MLX4_QP_OPTPAR_RWE = 1 << 3, | |
47 | MLX4_QP_OPTPAR_PKEY_INDEX = 1 << 4, | |
48 | MLX4_QP_OPTPAR_Q_KEY = 1 << 5, | |
49 | MLX4_QP_OPTPAR_RNR_TIMEOUT = 1 << 6, | |
50 | MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH = 1 << 7, | |
51 | MLX4_QP_OPTPAR_SRA_MAX = 1 << 8, | |
52 | MLX4_QP_OPTPAR_RRA_MAX = 1 << 9, | |
53 | MLX4_QP_OPTPAR_PM_STATE = 1 << 10, | |
54 | MLX4_QP_OPTPAR_RETRY_COUNT = 1 << 12, | |
55 | MLX4_QP_OPTPAR_RNR_RETRY = 1 << 13, | |
56 | MLX4_QP_OPTPAR_ACK_TIMEOUT = 1 << 14, | |
cfcde11c OG |
57 | MLX4_QP_OPTPAR_SCHED_QUEUE = 1 << 16, |
58 | MLX4_QP_OPTPAR_COUNTER_INDEX = 1 << 20 | |
225c7b1f RD |
59 | }; |
60 | ||
61 | enum mlx4_qp_state { | |
62 | MLX4_QP_STATE_RST = 0, | |
63 | MLX4_QP_STATE_INIT = 1, | |
64 | MLX4_QP_STATE_RTR = 2, | |
65 | MLX4_QP_STATE_RTS = 3, | |
66 | MLX4_QP_STATE_SQER = 4, | |
67 | MLX4_QP_STATE_SQD = 5, | |
68 | MLX4_QP_STATE_ERR = 6, | |
69 | MLX4_QP_STATE_SQ_DRAINING = 7, | |
70 | MLX4_QP_NUM_STATE | |
71 | }; | |
72 | ||
73 | enum { | |
74 | MLX4_QP_ST_RC = 0x0, | |
75 | MLX4_QP_ST_UC = 0x1, | |
76 | MLX4_QP_ST_RD = 0x2, | |
77 | MLX4_QP_ST_UD = 0x3, | |
0a1405da | 78 | MLX4_QP_ST_XRC = 0x6, |
225c7b1f RD |
79 | MLX4_QP_ST_MLX = 0x7 |
80 | }; | |
81 | ||
82 | enum { | |
83 | MLX4_QP_PM_MIGRATED = 0x3, | |
84 | MLX4_QP_PM_ARMED = 0x0, | |
85 | MLX4_QP_PM_REARM = 0x1 | |
86 | }; | |
87 | ||
88 | enum { | |
89 | /* params1 */ | |
90 | MLX4_QP_BIT_SRE = 1 << 15, | |
91 | MLX4_QP_BIT_SWE = 1 << 14, | |
92 | MLX4_QP_BIT_SAE = 1 << 13, | |
93 | /* params2 */ | |
94 | MLX4_QP_BIT_RRE = 1 << 15, | |
95 | MLX4_QP_BIT_RWE = 1 << 14, | |
96 | MLX4_QP_BIT_RAE = 1 << 13, | |
97 | MLX4_QP_BIT_RIC = 1 << 4, | |
98 | }; | |
99 | ||
876f6e67 OG |
100 | enum { |
101 | MLX4_RSS_HASH_XOR = 0, | |
102 | MLX4_RSS_HASH_TOP = 1, | |
103 | ||
104 | MLX4_RSS_UDP_IPV6 = 1 << 0, | |
105 | MLX4_RSS_UDP_IPV4 = 1 << 1, | |
106 | MLX4_RSS_TCP_IPV6 = 1 << 2, | |
107 | MLX4_RSS_IPV6 = 1 << 3, | |
108 | MLX4_RSS_TCP_IPV4 = 1 << 4, | |
109 | MLX4_RSS_IPV4 = 1 << 5, | |
110 | ||
111 | /* offset of mlx4_rss_context within mlx4_qp_context.pri_path */ | |
112 | MLX4_RSS_OFFSET_IN_QPC_PRI_PATH = 0x24, | |
113 | /* offset of being RSS indirection QP within mlx4_qp_context.flags */ | |
114 | MLX4_RSS_QPC_FLAG_OFFSET = 13, | |
115 | }; | |
116 | ||
117 | struct mlx4_rss_context { | |
118 | __be32 base_qpn; | |
119 | __be32 default_qpn; | |
120 | u16 reserved; | |
121 | u8 hash_fn; | |
122 | u8 flags; | |
123 | __be32 rss_key[10]; | |
124 | __be32 base_qpn_udp; | |
125 | }; | |
126 | ||
225c7b1f RD |
127 | struct mlx4_qp_path { |
128 | u8 fl; | |
129 | u8 reserved1[2]; | |
130 | u8 pkey_index; | |
98a13e48 | 131 | u8 counter_index; |
225c7b1f RD |
132 | u8 grh_mylmc; |
133 | __be16 rlid; | |
134 | u8 ackto; | |
135 | u8 mgid_index; | |
136 | u8 static_rate; | |
137 | u8 hop_limit; | |
138 | __be32 tclass_flowlabel; | |
139 | u8 rgid[16]; | |
140 | u8 sched_queue; | |
4c3eb3ca | 141 | u8 vlan_index; |
225c7b1f | 142 | u8 reserved3[2]; |
98a13e48 | 143 | u8 reserved4[2]; |
96dfa684 | 144 | u8 dmac[6]; |
225c7b1f RD |
145 | }; |
146 | ||
147 | struct mlx4_qp_context { | |
148 | __be32 flags; | |
149 | __be32 pd; | |
150 | u8 mtu_msgmax; | |
151 | u8 rq_size_stride; | |
152 | u8 sq_size_stride; | |
153 | u8 rlkey; | |
154 | __be32 usr_page; | |
155 | __be32 local_qpn; | |
156 | __be32 remote_qpn; | |
157 | struct mlx4_qp_path pri_path; | |
158 | struct mlx4_qp_path alt_path; | |
159 | __be32 params1; | |
160 | u32 reserved1; | |
161 | __be32 next_send_psn; | |
162 | __be32 cqn_send; | |
163 | u32 reserved2[2]; | |
164 | __be32 last_acked_psn; | |
165 | __be32 ssn; | |
166 | __be32 params2; | |
167 | __be32 rnr_nextrecvpsn; | |
0a1405da | 168 | __be32 xrcd; |
225c7b1f RD |
169 | __be32 cqn_recv; |
170 | __be64 db_rec_addr; | |
171 | __be32 qkey; | |
172 | __be32 srqn; | |
173 | __be32 msn; | |
174 | __be16 rq_wqe_counter; | |
175 | __be16 sq_wqe_counter; | |
176 | u32 reserved3[2]; | |
177 | __be32 param3; | |
178 | __be32 nummmcpeers_basemkey; | |
179 | u8 log_page_size; | |
180 | u8 reserved4[2]; | |
181 | u8 mtt_base_addr_h; | |
182 | __be32 mtt_base_addr_l; | |
183 | u32 reserved5[10]; | |
184 | }; | |
185 | ||
ea54b10c JM |
186 | /* Which firmware version adds support for NEC (NoErrorCompletion) bit */ |
187 | #define MLX4_FW_VER_WQE_CTRL_NEC mlx4_fw_ver(2, 2, 232) | |
188 | ||
225c7b1f | 189 | enum { |
8ff095ec EC |
190 | MLX4_WQE_CTRL_NEC = 1 << 29, |
191 | MLX4_WQE_CTRL_FENCE = 1 << 6, | |
192 | MLX4_WQE_CTRL_CQ_UPDATE = 3 << 2, | |
193 | MLX4_WQE_CTRL_SOLICITED = 1 << 1, | |
194 | MLX4_WQE_CTRL_IP_CSUM = 1 << 4, | |
195 | MLX4_WQE_CTRL_TCP_UDP_CSUM = 1 << 5, | |
25c94d01 | 196 | MLX4_WQE_CTRL_INS_VLAN = 1 << 6, |
2ac6bf4d | 197 | MLX4_WQE_CTRL_STRONG_ORDER = 1 << 7, |
96dfa684 | 198 | MLX4_WQE_CTRL_FORCE_LOOPBACK = 1 << 0, |
225c7b1f RD |
199 | }; |
200 | ||
201 | struct mlx4_wqe_ctrl_seg { | |
202 | __be32 owner_opcode; | |
25c94d01 YP |
203 | __be16 vlan_tag; |
204 | u8 ins_vlan; | |
225c7b1f RD |
205 | u8 fence_size; |
206 | /* | |
207 | * High 24 bits are SRC remote buffer; low 8 bits are flags: | |
208 | * [7] SO (strong ordering) | |
209 | * [5] TCP/UDP checksum | |
210 | * [4] IP checksum | |
211 | * [3:2] C (generate completion queue entry) | |
212 | * [1] SE (solicited event) | |
60d6fe99 | 213 | * [0] FL (force loopback) |
225c7b1f | 214 | */ |
62212171 ED |
215 | union { |
216 | __be32 srcrb_flags; | |
217 | __be16 srcrb_flags16[2]; | |
218 | }; | |
225c7b1f RD |
219 | /* |
220 | * imm is immediate data for send/RDMA write w/ immediate; | |
221 | * also invalidation key for send with invalidate; input | |
222 | * modifier for WQEs on CCQs. | |
223 | */ | |
224 | __be32 imm; | |
225 | }; | |
226 | ||
227 | enum { | |
228 | MLX4_WQE_MLX_VL15 = 1 << 17, | |
229 | MLX4_WQE_MLX_SLR = 1 << 16 | |
230 | }; | |
231 | ||
232 | struct mlx4_wqe_mlx_seg { | |
233 | u8 owner; | |
234 | u8 reserved1[2]; | |
235 | u8 opcode; | |
236 | u8 reserved2[3]; | |
237 | u8 size; | |
238 | /* | |
239 | * [17] VL15 | |
240 | * [16] SLR | |
241 | * [15:12] static rate | |
242 | * [11:8] SL | |
243 | * [4] ICRC | |
244 | * [3:2] C | |
245 | * [0] FL (force loopback) | |
246 | */ | |
247 | __be32 flags; | |
248 | __be16 rlid; | |
249 | u16 reserved3; | |
250 | }; | |
251 | ||
252 | struct mlx4_wqe_datagram_seg { | |
253 | __be32 av[8]; | |
254 | __be32 dqpn; | |
255 | __be32 qkey; | |
96dfa684 EC |
256 | __be16 vlan; |
257 | u8 mac[6]; | |
225c7b1f RD |
258 | }; |
259 | ||
47b37475 | 260 | struct mlx4_wqe_lso_seg { |
b832be1e EC |
261 | __be32 mss_hdr_size; |
262 | __be32 header[0]; | |
263 | }; | |
264 | ||
225c7b1f RD |
265 | struct mlx4_wqe_bind_seg { |
266 | __be32 flags1; | |
267 | __be32 flags2; | |
268 | __be32 new_rkey; | |
269 | __be32 lkey; | |
270 | __be64 addr; | |
271 | __be64 length; | |
272 | }; | |
273 | ||
95d04f07 RD |
274 | enum { |
275 | MLX4_WQE_FMR_PERM_LOCAL_READ = 1 << 27, | |
276 | MLX4_WQE_FMR_PERM_LOCAL_WRITE = 1 << 28, | |
277 | MLX4_WQE_FMR_PERM_REMOTE_READ = 1 << 29, | |
278 | MLX4_WQE_FMR_PERM_REMOTE_WRITE = 1 << 30, | |
279 | MLX4_WQE_FMR_PERM_ATOMIC = 1 << 31 | |
280 | }; | |
281 | ||
225c7b1f RD |
282 | struct mlx4_wqe_fmr_seg { |
283 | __be32 flags; | |
284 | __be32 mem_key; | |
285 | __be64 buf_list; | |
286 | __be64 start_addr; | |
287 | __be64 reg_len; | |
288 | __be32 offset; | |
289 | __be32 page_size; | |
290 | u32 reserved[2]; | |
291 | }; | |
292 | ||
293 | struct mlx4_wqe_fmr_ext_seg { | |
294 | u8 flags; | |
295 | u8 reserved; | |
296 | __be16 app_mask; | |
297 | __be16 wire_app_tag; | |
298 | __be16 mem_app_tag; | |
299 | __be32 wire_ref_tag_base; | |
300 | __be32 mem_ref_tag_base; | |
301 | }; | |
302 | ||
303 | struct mlx4_wqe_local_inval_seg { | |
95d04f07 RD |
304 | __be32 flags; |
305 | u32 reserved1; | |
225c7b1f | 306 | __be32 mem_key; |
95d04f07 RD |
307 | u32 reserved2[2]; |
308 | __be32 guest_id; | |
225c7b1f RD |
309 | __be64 pa; |
310 | }; | |
311 | ||
312 | struct mlx4_wqe_raddr_seg { | |
313 | __be64 raddr; | |
314 | __be32 rkey; | |
315 | u32 reserved; | |
316 | }; | |
317 | ||
318 | struct mlx4_wqe_atomic_seg { | |
319 | __be64 swap_add; | |
320 | __be64 compare; | |
321 | }; | |
322 | ||
6fa8f719 VS |
323 | struct mlx4_wqe_masked_atomic_seg { |
324 | __be64 swap_add; | |
325 | __be64 compare; | |
326 | __be64 swap_add_mask; | |
327 | __be64 compare_mask; | |
328 | }; | |
329 | ||
225c7b1f RD |
330 | struct mlx4_wqe_data_seg { |
331 | __be32 byte_count; | |
332 | __be32 lkey; | |
333 | __be64 addr; | |
334 | }; | |
335 | ||
e61ef241 RD |
336 | enum { |
337 | MLX4_INLINE_ALIGN = 64, | |
c1b43dca | 338 | MLX4_INLINE_SEG = 1 << 31, |
e61ef241 RD |
339 | }; |
340 | ||
225c7b1f RD |
341 | struct mlx4_wqe_inline_seg { |
342 | __be32 byte_count; | |
343 | }; | |
344 | ||
345 | int mlx4_qp_modify(struct mlx4_dev *dev, struct mlx4_mtt *mtt, | |
346 | enum mlx4_qp_state cur_state, enum mlx4_qp_state new_state, | |
347 | struct mlx4_qp_context *context, enum mlx4_qp_optpar optpar, | |
348 | int sqd_event, struct mlx4_qp *qp); | |
349 | ||
6a775e2b JM |
350 | int mlx4_qp_query(struct mlx4_dev *dev, struct mlx4_qp *qp, |
351 | struct mlx4_qp_context *context); | |
352 | ||
ed4d3c10 YP |
353 | int mlx4_qp_to_ready(struct mlx4_dev *dev, struct mlx4_mtt *mtt, |
354 | struct mlx4_qp_context *context, | |
355 | struct mlx4_qp *qp, enum mlx4_qp_state *qp_state); | |
356 | ||
225c7b1f RD |
357 | static inline struct mlx4_qp *__mlx4_qp_lookup(struct mlx4_dev *dev, u32 qpn) |
358 | { | |
359 | return radix_tree_lookup(&dev->qp_table_tree, qpn & (dev->caps.num_qps - 1)); | |
360 | } | |
361 | ||
362 | void mlx4_qp_remove(struct mlx4_dev *dev, struct mlx4_qp *qp); | |
363 | ||
364 | #endif /* MLX4_QP_H */ |