irqdomain: Remove unused of_device_id forward declaration
[linux-block.git] / include / linux / irqdomain.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
08a543ad
GL
2/*
3 * irq_domain - IRQ translation domains
4 *
5 * Translation infrastructure between hw and linux irq numbers. This is
6 * helpful for interrupt controllers to implement mapping between hardware
7 * irq numbers and the Linux irq number space.
8 *
e7a46c81
MZ
9 * irq_domains also have hooks for translating device tree or other
10 * firmware interrupt representations into a hardware irq number that
11 * can be mapped back to a Linux irq number without any extra platform
12 * support code.
08a543ad 13 *
7bb69bad
GL
14 * Interrupt controller "domain" data structure. This could be defined as a
15 * irq domain controller. That is, it handles the mapping between hardware
16 * and virtual interrupt numbers for a given interrupt domain. The domain
17 * structure is generally created by the PIC code for a given PIC instance
18 * (though a domain can cover more than one PIC if they have a flat number
19 * model). It's the domain callbacks that are responsible for setting the
20 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 21 *
e7a46c81
MZ
22 * The host code and data structures use a fwnode_handle pointer to
23 * identify the domain. In some cases, and in order to preserve source
24 * code compatibility, this fwnode pointer is "upgraded" to a DT
25 * device_node. For those firmware infrastructures that do not provide
26 * a unique identifier for an interrupt controller, the irq_domain
27 * code offers a fwnode allocator.
08a543ad 28 */
7bb69bad 29
08a543ad
GL
30#ifndef _LINUX_IRQDOMAIN_H
31#define _LINUX_IRQDOMAIN_H
32
7bb69bad 33#include <linux/types.h>
1b537708 34#include <linux/irqhandler.h>
f110711a 35#include <linux/of.h>
f1d78358 36#include <linux/mutex.h>
7bb69bad 37#include <linux/radix-tree.h>
08a543ad 38
08a543ad
GL
39struct device_node;
40struct irq_domain;
f8264e34
JL
41struct irq_chip;
42struct irq_data;
06ee6d57 43struct cpumask;
c3e7239a 44struct seq_file;
bec04037 45struct irq_affinity_desc;
7bb69bad 46
1bc04f2c
GL
47/* Number of irqs reserved for a legacy isa controller */
48#define NUM_ISA_INTERRUPTS 16
49
11e4438e
MZ
50#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
51
52/**
53 * struct irq_fwspec - generic IRQ specifier structure
54 *
55 * @fwnode: Pointer to a firmware-specific descriptor
56 * @param_count: Number of device-specific parameters
57 * @param: Device-specific parameters
58 *
59 * This structure, directly modeled after of_phandle_args, is used to
60 * pass a device-specific description of an interrupt.
61 */
62struct irq_fwspec {
63 struct fwnode_handle *fwnode;
64 int param_count;
65 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
66};
67
ad3aedfb
MZ
68/*
69 * Should several domains have the same device node, but serve
70 * different purposes (for example one domain is for PCI/MSI, and the
71 * other for wired IRQs), they can be distinguished using a
72 * bus-specific token. Most domains are expected to only carry
73 * DOMAIN_BUS_ANY.
74 */
75enum irq_domain_bus_token {
76 DOMAIN_BUS_ANY = 0,
530cbe10 77 DOMAIN_BUS_WIRED,
61ce8d8d 78 DOMAIN_BUS_GENERIC_MSI,
0380839d 79 DOMAIN_BUS_PCI_MSI,
c706c239 80 DOMAIN_BUS_PLATFORM_MSI,
a5716070 81 DOMAIN_BUS_NEXUS,
29d5c8db 82 DOMAIN_BUS_IPI,
9b1b282c 83 DOMAIN_BUS_FSL_MC_MSI,
49b32315 84 DOMAIN_BUS_TI_SCI_INTA_MSI,
d46bca2b 85 DOMAIN_BUS_WAKEUP,
c6c9e283 86 DOMAIN_BUS_VMD_MSI,
ad3aedfb
MZ
87};
88
08a543ad
GL
89/**
90 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
91 * @match: Match an interrupt controller device node to a host, returns
92 * 1 on a match
93 * @map: Create or update a mapping between a virtual irq number and a hw
94 * irq number. This is called only once for a given mapping.
95 * @unmap: Dispose of such a mapping
7bb69bad
GL
96 * @xlate: Given a device tree node and interrupt specifier, decode
97 * the hardware irq number and linux irq type value.
98 *
99 * Functions below are provided by the driver and called whenever a new mapping
100 * is created or an old mapping is disposed. The driver can then proceed to
101 * whatever internal data structures management is required. It also needs
102 * to setup the irq_desc when returning from map().
08a543ad
GL
103 */
104struct irq_domain_ops {
ad3aedfb
MZ
105 int (*match)(struct irq_domain *d, struct device_node *node,
106 enum irq_domain_bus_token bus_token);
651e8b54
MZ
107 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
108 enum irq_domain_bus_token bus_token);
7bb69bad
GL
109 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
110 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
111 int (*xlate)(struct irq_domain *d, struct device_node *node,
112 const u32 *intspec, unsigned int intsize,
113 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
114#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
115 /* extended V2 interfaces to support hierarchy irq_domains */
116 int (*alloc)(struct irq_domain *d, unsigned int virq,
117 unsigned int nr_irqs, void *arg);
118 void (*free)(struct irq_domain *d, unsigned int virq,
119 unsigned int nr_irqs);
702cb0a0 120 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool reserve);
f8264e34 121 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
122 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
123 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 124#endif
c3e7239a
TG
125#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
126 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
127 struct irq_data *irqd, int ind);
128#endif
08a543ad
GL
129};
130
088f40b7
TG
131extern struct irq_domain_ops irq_generic_chip_ops;
132
133struct irq_domain_chip_generic;
134
08a543ad
GL
135/**
136 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 137 * @link: Element in global irq_domain list.
1aa0dd94 138 * @name: Name of interrupt domain
7bb69bad
GL
139 * @ops: pointer to irq_domain methods
140 * @host_data: private data pointer for use by owner. Not touched by irq_domain
141 * core code.
f8264e34 142 * @flags: host per irq_domain flags
9dc6be3d 143 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
144 *
145 * Optional elements
4b821300
DL
146 * @fwnode: Pointer to firmware node associated with the irq_domain. Pretty easy
147 * to swap it for the of_node via the irq_domain_get_of_node accessor
1aa0dd94
GL
148 * @gc: Pointer to a list of generic chips. There is a helper function for
149 * setting up one or more generic chips for interrupt controllers
150 * drivers using the generic chip library which uses this pointer.
f8264e34 151 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
087cdfb6 152 * @debugfs_file: dentry for the domain debugfs file
1aa0dd94
GL
153 *
154 * Revmap data, used internally by irq_domain
155 * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that
156 * support direct mapping
157 * @revmap_size: Size of the linear map table @linear_revmap[]
158 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
159 * @linear_revmap: Linear table of hwirq->virq reverse mappings
08a543ad
GL
160 */
161struct irq_domain {
7bb69bad 162 struct list_head link;
0bb4afb4 163 const char *name;
a18dc81b 164 const struct irq_domain_ops *ops;
7bb69bad 165 void *host_data;
f8264e34 166 unsigned int flags;
9dc6be3d 167 unsigned int mapcount;
7bb69bad 168
1aa0dd94 169 /* Optional data */
f110711a 170 struct fwnode_handle *fwnode;
ad3aedfb 171 enum irq_domain_bus_token bus_token;
088f40b7 172 struct irq_domain_chip_generic *gc;
f8264e34
JL
173#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
174 struct irq_domain *parent;
175#endif
087cdfb6
TG
176#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
177 struct dentry *debugfs_file;
178#endif
cef5075c 179
1aa0dd94 180 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 181 irq_hw_number_t hwirq_max;
1aa0dd94
GL
182 unsigned int revmap_direct_max_irq;
183 unsigned int revmap_size;
184 struct radix_tree_root revmap_tree;
f1d78358 185 struct mutex revmap_tree_mutex;
cef5075c 186 unsigned int linear_revmap[];
08a543ad
GL
187};
188
f8264e34
JL
189/* Irq domain flags */
190enum {
191 /* Irq domain is hierarchical */
192 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
193
6a6544e5 194 /* Irq domain name was allocated in __irq_domain_add() */
2546287c 195 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 1),
36d72731 196
0abefbaa
QY
197 /* Irq domain is an IPI domain with virq per cpu */
198 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
199
200 /* Irq domain is an IPI domain with single virq */
201 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
202
631a9639
EA
203 /* Irq domain implements MSIs */
204 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
205
206 /* Irq domain implements MSI remapping */
207 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
208
6f1a4891
TG
209 /*
210 * Quirk to handle MSI implementations which do not provide
211 * masking. Currently known to affect x86, but partially
212 * handled in core code.
213 */
214 IRQ_DOMAIN_MSI_NOMASK_QUIRK = (1 << 6),
215
f8264e34
JL
216 /*
217 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
218 * for implementation specific purposes and ignored by the
219 * core code.
220 */
221 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
222};
223
10abc7df
MZ
224static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
225{
f110711a 226 return to_of_node(d->fwnode);
10abc7df
MZ
227}
228
7bb69bad 229#ifdef CONFIG_IRQ_DOMAIN
d59f6617 230struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
b977fcf4 231 const char *name, phys_addr_t *pa);
d59f6617
TG
232
233enum {
234 IRQCHIP_FWNODE_REAL,
235 IRQCHIP_FWNODE_NAMED,
236 IRQCHIP_FWNODE_NAMED_ID,
237};
238
239static inline
240struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
241{
242 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
243}
244
245static inline
246struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
247{
248 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
249 NULL);
250}
251
b977fcf4 252static inline struct fwnode_handle *irq_domain_alloc_fwnode(phys_addr_t *pa)
d59f6617 253{
b977fcf4 254 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, pa);
d59f6617
TG
255}
256
b145dcc4 257void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 258struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 259 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
260 const struct irq_domain_ops *ops,
261 void *host_data);
781d0f46
MB
262struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
263 unsigned int size,
264 unsigned int first_irq,
265 const struct irq_domain_ops *ops,
266 void *host_data);
a8db8cf0 267struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
268 unsigned int size,
269 unsigned int first_irq,
270 irq_hw_number_t first_hwirq,
a18dc81b 271 const struct irq_domain_ops *ops,
a8db8cf0 272 void *host_data);
651e8b54 273extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 274 enum irq_domain_bus_token bus_token);
c7b41f0a 275extern bool irq_domain_check_msi_remap(void);
fa40f377 276extern void irq_set_default_host(struct irq_domain *host);
9f199dd3 277extern struct irq_domain *irq_get_default_host(void);
ac0a0cd2 278extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57 279 irq_hw_number_t hwirq, int node,
bec04037 280 const struct irq_affinity_desc *affinity);
fa40f377 281
1bf4ddc4
MZ
282static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
283{
284 return node ? &node->fwnode : NULL;
285}
286
db3e50f3
SA
287extern const struct fwnode_operations irqchip_fwnode_ops;
288
75aba7b0
SS
289static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
290{
db3e50f3 291 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
292}
293
61d0a000
MZ
294extern void irq_domain_update_bus_token(struct irq_domain *domain,
295 enum irq_domain_bus_token bus_token);
296
651e8b54
MZ
297static inline
298struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
299 enum irq_domain_bus_token bus_token)
300{
301 struct irq_fwspec fwspec = {
302 .fwnode = fwnode,
303 };
304
305 return irq_find_matching_fwspec(&fwspec, bus_token);
306}
307
130b8c6c
MZ
308static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
309 enum irq_domain_bus_token bus_token)
310{
1bf4ddc4 311 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
312}
313
ad3aedfb
MZ
314static inline struct irq_domain *irq_find_host(struct device_node *node)
315{
64619343
MZ
316 struct irq_domain *d;
317
318 d = irq_find_matching_host(node, DOMAIN_BUS_WIRED);
319 if (!d)
320 d = irq_find_matching_host(node, DOMAIN_BUS_ANY);
321
322 return d;
ad3aedfb
MZ
323}
324
fa40f377
GL
325/**
326 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
327 * @of_node: pointer to interrupt controller's device tree node.
328 * @size: Number of interrupts in the domain.
329 * @ops: map/unmap domain callbacks
330 * @host_data: Controller private data pointer
331 */
332static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 333 unsigned int size,
a18dc81b 334 const struct irq_domain_ops *ops,
fa40f377
GL
335 void *host_data)
336{
1bf4ddc4 337 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
338}
339static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 340 unsigned int max_irq,
a18dc81b 341 const struct irq_domain_ops *ops,
fa40f377
GL
342 void *host_data)
343{
1bf4ddc4 344 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 345}
1bc04f2c
GL
346static inline struct irq_domain *irq_domain_add_legacy_isa(
347 struct device_node *of_node,
a18dc81b 348 const struct irq_domain_ops *ops,
1bc04f2c
GL
349 void *host_data)
350{
351 return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops,
352 host_data);
353}
cef5075c
GL
354static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
355 const struct irq_domain_ops *ops,
356 void *host_data)
357{
1bf4ddc4
MZ
358 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
359}
360
361static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
362 unsigned int size,
363 const struct irq_domain_ops *ops,
364 void *host_data)
365{
366 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
367}
368
369static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
370 const struct irq_domain_ops *ops,
371 void *host_data)
372{
373 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 374}
58ee99ad
PM
375
376extern void irq_domain_remove(struct irq_domain *host);
377
ddaf144c
GL
378extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
379 irq_hw_number_t hwirq);
380extern void irq_domain_associate_many(struct irq_domain *domain,
381 unsigned int irq_base,
382 irq_hw_number_t hwirq_base, int count);
43a77591
JL
383extern void irq_domain_disassociate(struct irq_domain *domain,
384 unsigned int irq);
98aa468e 385
cc79ca69
GL
386extern unsigned int irq_create_mapping(struct irq_domain *host,
387 irq_hw_number_t hwirq);
c0131f09 388extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 389extern void irq_dispose_mapping(unsigned int virq);
d3dcb436
GL
390
391/**
392 * irq_linear_revmap() - Find a linux irq from a hw irq number.
393 * @domain: domain owning this hardware interrupt
394 * @hwirq: hardware irq number in that domain space
395 *
396 * This is a fast path alternative to irq_find_mapping() that can be
397 * called directly by irq controller code to save a handful of
398 * instructions. It is always safe to call, but won't find irqs mapped
399 * using the radix tree.
400 */
401static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
402 irq_hw_number_t hwirq)
403{
404 return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0;
405}
cc79ca69
GL
406extern unsigned int irq_find_mapping(struct irq_domain *host,
407 irq_hw_number_t hwirq);
408extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
98aa468e
GL
409extern int irq_create_strict_mappings(struct irq_domain *domain,
410 unsigned int irq_base,
411 irq_hw_number_t hwirq_base, int count);
412
413static inline int irq_create_identity_mapping(struct irq_domain *host,
414 irq_hw_number_t hwirq)
415{
416 return irq_create_strict_mappings(host, hwirq, hwirq, 1);
417}
418
a18dc81b 419extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
420
421/* stock xlate functions */
422int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
423 const u32 *intspec, unsigned int intsize,
424 irq_hw_number_t *out_hwirq, unsigned int *out_type);
425int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
426 const u32 *intspec, unsigned int intsize,
427 irq_hw_number_t *out_hwirq, unsigned int *out_type);
428int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
429 const u32 *intspec, unsigned int intsize,
430 irq_hw_number_t *out_hwirq, unsigned int *out_type);
431
b5c231d8
BM
432int irq_domain_translate_twocell(struct irq_domain *d,
433 struct irq_fwspec *fwspec,
434 unsigned long *out_hwirq,
435 unsigned int *out_type);
436
b01eccea
YS
437int irq_domain_translate_onecell(struct irq_domain *d,
438 struct irq_fwspec *fwspec,
439 unsigned long *out_hwirq,
440 unsigned int *out_type);
441
d17bf24e 442/* IPI functions */
7cec18a3
MR
443int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
444int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 445
f8264e34
JL
446/* V2 interfaces to support hierarchy IRQ domains. */
447extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
448 unsigned int virq);
5f22f5c6
SA
449extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
450 irq_hw_number_t hwirq, struct irq_chip *chip,
451 void *chip_data, irq_flow_handler_t handler,
452 void *handler_data, const char *handler_name);
5c8f77a2 453extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
f8264e34 454#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 455extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 456 unsigned int flags, unsigned int size,
2a5e9a07 457 struct fwnode_handle *fwnode,
afb7da83 458 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
459
460static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
461 unsigned int flags,
462 unsigned int size,
463 struct device_node *node,
464 const struct irq_domain_ops *ops,
465 void *host_data)
466{
467 return irq_domain_create_hierarchy(parent, flags, size,
468 of_node_to_fwnode(node),
469 ops, host_data);
470}
471
f8264e34
JL
472extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
473 unsigned int nr_irqs, int node, void *arg,
bec04037
DL
474 bool realloc,
475 const struct irq_affinity_desc *affinity);
f8264e34 476extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 477extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
478extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
479
480static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
481 unsigned int nr_irqs, int node, void *arg)
482{
06ee6d57
TG
483 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
484 NULL);
f8264e34
JL
485}
486
6a6544e5 487extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
488 unsigned int irq_base,
489 unsigned int nr_irqs, void *arg);
f8264e34
JL
490extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
491 unsigned int virq,
492 irq_hw_number_t hwirq,
493 struct irq_chip *chip,
494 void *chip_data);
f8264e34
JL
495extern void irq_domain_free_irqs_common(struct irq_domain *domain,
496 unsigned int virq,
497 unsigned int nr_irqs);
498extern void irq_domain_free_irqs_top(struct irq_domain *domain,
499 unsigned int virq, unsigned int nr_irqs);
500
495c38d3
DD
501extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
502extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
503
36d72731
JL
504extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
505 unsigned int irq_base,
506 unsigned int nr_irqs, void *arg);
f8264e34 507
36d72731
JL
508extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
509 unsigned int irq_base,
510 unsigned int nr_irqs);
f8264e34 511
55567976
MZ
512extern int irq_domain_disconnect_hierarchy(struct irq_domain *domain,
513 unsigned int virq);
514
f8264e34
JL
515static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
516{
517 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
518}
0abefbaa
QY
519
520static inline bool irq_domain_is_ipi(struct irq_domain *domain)
521{
522 return domain->flags &
523 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
524}
525
526static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
527{
528 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
529}
530
531static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
532{
533 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
534}
631a9639
EA
535
536static inline bool irq_domain_is_msi(struct irq_domain *domain)
537{
538 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
539}
540
541static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
542{
543 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
544}
545
546extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
547
f8264e34 548#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
549static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
550 unsigned int nr_irqs, int node, void *arg)
551{
552 return -1;
553}
554
1e2a7d78
JH
555static inline void irq_domain_free_irqs(unsigned int virq,
556 unsigned int nr_irqs) { }
557
f8264e34
JL
558static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
559{
560 return false;
561}
0abefbaa
QY
562
563static inline bool irq_domain_is_ipi(struct irq_domain *domain)
564{
565 return false;
566}
567
568static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
569{
570 return false;
571}
572
573static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
574{
575 return false;
576}
631a9639
EA
577
578static inline bool irq_domain_is_msi(struct irq_domain *domain)
579{
580 return false;
581}
582
583static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
584{
585 return false;
586}
587
588static inline bool
589irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
590{
591 return false;
592}
f8264e34
JL
593#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
594
d593f25f
GL
595#else /* CONFIG_IRQ_DOMAIN */
596static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
597static inline struct irq_domain *irq_find_matching_fwnode(
598 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
599{
600 return NULL;
601}
b3e22847
MYK
602static inline bool irq_domain_check_msi_remap(void)
603{
604 return false;
605}
d593f25f 606#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 607
08a543ad 608#endif /* _LINUX_IRQDOMAIN_H */